Analog Devices Inc. AD7671ASTZ
- Part No.:
- AD7671ASTZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD7671ASTZ.pdf
- Description:
- IC ADC 16BIT SAR 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:384
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7671ASTZ from Analog Devices is a 16-bit, 1 MSPS charge redistribution SAR analog-to-digital converter operating from a single 5 V supply. It delivers ±2.5 LSB max INL, 90 dB SNR at 250 kHz, and supports bipolar (±10 V, ±5 V, ±2.5 V) and unipolar (0–10 V, 0–5 V, 0–2.5 V) input ranges. It is used in high-accuracy data acquisition systems requiring no pipeline delay and dual serial/parallel interface flexibility.
For engineers reviewing the AD7671ASTZ datasheet, AD7671ASTZ pinout, AD7671ASTZ application, or AD7671ASTZ equivalent, this page provides verified technical context, mode-specific timing behavior, real-world interface configuration options (SPI/QSPI/MICROWIRE/DSP-compatible), and validated alternatives for precision ADC selection in instrumentation and spectrum analysis.
Technical Context
The AD7671ASTZ implements a factory-calibrated charge redistribution DAC architecture with internal error correction, enabling guaranteed no missing codes and ≤2.5 LSB INL across –40°C to +85°C. Its three hardware-selectable modes-Warp (1 MSPS, 1 ms max inter-conversion interval), Normal (800 kSPS, no timing constraint), and Impulse (666 kSPS, power scaled with throughput)-are controlled via dedicated WARP/IMPULSE pins.
It integrates a resistor-based analog input scaler supporting six configurable voltage ranges, an on-chip track-and-hold with 2 ns aperture delay and 5 ps rms jitter, and dual interface paths: 16-bit parallel (8/16-bit byte-swappable) and 2-wire serial compatible with 3 V or 5 V logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - ensures full dynamic range utilization without code gaps in critical measurement applications. |
| Throughput Rate | 1 MSPS (Warp), 800 kSPS (Normal), 666 kSPS (Impulse) - enables selection of speed vs. accuracy vs. power trade-offs per system requirement. |
| INL | ±2.5 LSB max - guarantees linearity within 0.0038% of full scale for high-fidelity signal reconstruction. |
| S/(N+D) | 90 dB typical at 250 kHz - supports clean digitization of medium-bandwidth signals such as audio or baseband communications. |
| Power Dissipation | 112 mW typical at 1 MSPS; 15 mW at 100 SPS - allows operation in thermally constrained or battery-powered instrumentation. |
| Analog Input Ranges | Bipolar: ±10 V / ±5 V / ±2.5 V; Unipolar: 0–10 V / 0–5 V / 0–2.5 V - eliminates external scaling circuitry for multi-range sensor interfaces. |
| Interface | Parallel (8/16-bit, byte-swap enabled) and SPI/QSPI/MICROWIRE/DSP-compatible serial - simplifies integration with FPGA, DSP, and microcontroller platforms. |
Pinout & Package
AD7671ASTZ is available in a 48-lead LQFP (ST-48) package with exposed paddle connected to AGND. Pin functions are validated per Analog Devices' official AD7671 datasheet Rev. C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pins 1, 36) | Analog Power Ground | Separate low-noise ground reference for analog section; must be isolated from DGND except at single-point star ground. |
| AVDD (Pin 2) | Analog Power Supply | 5 V ±5% supply powering internal ADC core and input scaler; requires local 10 µF + 0.1 µF decoupling. |
| CNVST (Pin 35) | Conversion Start Trigger | Falling-edge sensitive input initiating sample-and-hold hold phase and conversion; determines aperture timing (2 ns delay). |
| BUSY (Pin 29) | Conversion Status Flag | Active-high open-drain output indicating conversion progress; falling edge serves as precise data-ready strobe. |
| D[15:0] (Pins 9–12, 13, 14, 15, 16, 21, 22, 23, 24, 25–28) | Data Bus (Parallel/Serial Multiplexed) | Configurable 16-bit bidirectional bus: parallel data output or serial port signals (SDOUT/SCLK/SYNC/RDERROR) depending on SER/PAR state. |
| WARP / IMPULSE (Pins 6, 7) | Mode Selection Inputs | Hardware-controlled mode selection: WARP HIGH + IMPULSE LOW = 1 MSPS; IMPULSE HIGH + WARP LOW = power-proportional sampling. |
| REF / REFGND (Pins 37, 38) | Reference Voltage Interface | Accepts external 2.3–2.5 V reference; REFGND must be tied directly to AGND to minimize reference noise coupling. |
| INA(R)–IND(4R) (Pins 40–43) | Scalable Analog Inputs | Four-resistor network inputs configured per Table I to set input range (e.g., ±10 V uses IND=VIN, INC=INGND, INB=INGND, INA=REF). |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Successive approximation architecture delivers conversion result immediately after BUSY falls - essential for real-time closed-loop control. |
| Three selectable operating modes | Warp (1 MSPS), Normal (800 kSPS), Impulse (666 kSPS, 15 mW @ 100 SPS) - enables dynamic adaptation to throughput, accuracy, and power constraints. |
| Flexible analog input scaling | Internal resistor network supports six standard bipolar/unipolar ranges without external components - reduces BOM count and layout complexity. |
| Single 5 V supply operation | AVDD = DVDD = OVDD = 5 V simplifies power design; OVDD supports 3 V or 5 V logic interfacing - eliminates level-shifter requirements. |
| Factory-calibrated performance | Guaranteed AC specs (SNR, THD) and DC specs (gain, offset, INL) tested across temperature - removes need for system-level calibration in production. |
Applications
| High-Speed Data Acquisition | Spectrum Analysis Systems |
|---|---|
Use Scenario: Simultaneous sampling of multiple sensor channels (e.g., vibration, strain, temperature) at ≥500 kSPS for time-domain waveform capture and post-processing. IC Role / Device Role / Timing Role: Primary SAR ADC providing synchronized, low-latency digitization with no pipeline delay - enables precise inter-channel phase alignment. Use Value: 16-bit resolution and 90 dB S/(N+D) preserve dynamic range for detecting small-amplitude transients amid high-frequency noise floor. | Use Scenario: Real-time FFT-based spectral monitoring of RF front-end outputs or industrial motor current harmonics up to 250 kHz. IC Role / Device Role / Timing Role: High-SNR ADC feeding FPGA-based FFT engine; Warp Mode ensures sufficient samples per second for Nyquist-compliant bandwidth coverage. Use Value: 90 dB SNR and –100 dB THD at 250 kHz enable accurate harmonic amplitude quantification and spurious-free dynamic range >100 dB. |
| Medical Instrumentation | Process Control Loop Monitoring |
Use Scenario: Digitizing ECG, EEG, or pressure transducer outputs in portable diagnostic devices requiring clinical-grade accuracy and low power. IC Role / Device Role / Timing Role: Precision ADC operating in Impulse Mode to extend battery life while maintaining 16-bit fidelity during intermittent burst sampling. Use Value: 15 mW power at 100 SPS and ±2.5 LSB INL meet IEC 60601-2-27 linearity and power consumption requirements for Class II devices. | Use Scenario: Continuous monitoring of analog process variables (e.g., flow, pH, temperature) in PLC I/O modules with 4–20 mA loop integration. IC Role / Device Role / Timing Role: Robust ADC interfaced via parallel bus to ARM Cortex-M7 controller; Normal Mode ensures deterministic 800 kSPS throughput independent of trigger timing. Use Value: Bipolar ±5 V input range directly accepts conditioned sensor outputs; 74 dB CMRR rejects common-mode noise from industrial plant grounding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7665ASTZ | 16-bit, 570 kSPS, ±3 LSB INL, no Impulse mode, same 48-lead LQFP package | Lacks Warp Mode speed and power-scaling capability; lower SNR (86 dB) limits spectral purity | Select when cost sensitivity outweighs need for 1 MSPS or ultra-low-power burst operation. |
| AD7679ACPZ | 18-bit, 666 kSPS, ±2.5 LSB INL, 48-lead LFCSP only, higher resolution but lower throughput than AD7671ASTZ Warp Mode | Higher ENOB (~14.8 bits) suits DC-critical metrology; not drop-in due to LFCSP-only packaging and different pinout | Select when resolution > speed is primary; requires PCB redesign and thermal validation for LFCSP. |
Compared with AD7671ASTZ, AD7665ASTZ offers lower cost and proven field reliability but sacrifices 75% throughput and 4 dB SNR; AD7679ACPZ trades speed for two extra bits of resolution and requires package migration - making AD7671ASTZ optimal for balanced speed/accuracy/power in space-constrained industrial DAQ.
Availability
AD7671ASTZ is available at Aetrix Electronics and suitable for high-speed data acquisition, spectrum analysis, and medical instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for AD7671ASTZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7671ASTZ belongs to the PulSAR® family of precision SAR ADCs designed for applications demanding high speed, high resolution, and low power in single-supply, space-constrained systems - especially where pipeline latency is unacceptable.
FAQ
What are the supported analog input voltage ranges for the AD7671ASTZ?
The AD7671ASTZ supports bipolar ranges of ±10 V, ±5 V, and ±2.5 V, and unipolar ranges of 0 V to 10 V, 0 V to 5 V, and 0 V to 2.5 V. These are selected by configuring the four analog input terminals (INA, INB, INC, IND) per Table I in the datasheet. The internal resistor scaler ensures full 16-bit performance across all ranges without external gain stages. Each range maintains the same ±2.5 LSB INL and 90 dB S/(N+D) specification when operated within rated conditions.
Does the AD7671ASTZ require an external reference voltage?
Yes, the AD7671ASTZ requires an external reference voltage applied to the REF pin, with a valid range of 2.3 V to 2.5 V. The REFGND pin must be tied directly to AGND to minimize noise coupling. Reference current draw is 200 µA at 1 MSPS throughput. Using a low-noise, high-stability reference such as the ADR435 is recommended to preserve the ADC's 2.5 LSB INL and 90 dB SNR performance. The AD7671ASTZ does not include an internal reference.
How does the Warp Mode timing constraint affect system design with the AD7671ASTZ?
In Warp Mode, the AD7671ASTZ achieves 1 MSPS throughput but requires consecutive conversions to occur within ≤1 ms to guarantee full specified accuracy. If the inter-conversion interval exceeds 1 ms (e.g., after power-up or idle periods), the first conversion result must be discarded. This mandates either continuous sampling or firmware handling to discard the initial sample. The AD7671ASTZ BUSY signal and CNVST timing (t2 = 1 ms max) must be synchronized accordingly - unlike Normal Mode, which imposes no minimum rate.
Can the AD7671ASTZ interface directly with a 3 V microcontroller?
Yes, the AD7671ASTZ supports direct 3 V logic interfacing via its OVDD supply pin, which accepts 2.7 V to 5.25 V. When OVDD = 3 V, all digital outputs (D[15:0], BUSY, SYNC, SDOUT) are 3 V compliant, and digital inputs (CS, RD, SER/PAR, etc.) accept 3 V logic levels. No level shifters are needed. The parallel interface operates in 8-bit or 16-bit mode with BYTESWAP control, and the serial interface remains SPI/QSPI/MICROWIRE-compatible regardless of OVDD voltage.
Is the AD7671ASTZ pin-to-pin compatible with other PulSAR ADCs?
The AD7671ASTZ is explicitly documented as pin-to-pin compatible with the AD7665ASTZ and AD7664ASTZ in the 48-lead LQFP package. This allows direct upgrade paths with no PCB changes. However, it is not pin-compatible with higher-resolution variants like AD7679ACPZ (LFCSP-only) or AD7676 (different pinout). Functional compatibility extends to shared control signals (CNVST, BUSY, CS, RD), but mode selection (WARP/IMPULSE) and serial interface pins (DIVSCLK, INVSYNC, etc.) differ in implementation and timing.
AD7671ASTZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-LQFP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- True Bipolar
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7671ASTZ FAQ
1.How can I place an order for AD7671ASTZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7671ASTZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7671ASTZ reliable?
The price and inventory of AD7671ASTZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7671ASTZ is usually 5 days.
3.What payment methods are accepted for AD7671ASTZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7671ASTZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7671ASTZ?
AD7671ASTZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7671ASTZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7671ASTZ?
For technical support, including AD7671ASTZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7671ASTZ requirements.
6.How does Aetrix verify that AD7671ASTZ is sourced from the original manufacturer or authorized distributors?
All AD7671ASTZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7671ASTZ meets industry standards.
7.What is the process for return or replacement of AD7671ASTZ?
All AD7671ASTZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7671ASTZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7671ASTZ part is unused and in its original packaging.
Return procedure for AD7671ASTZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7671ASTZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

