Analog Devices Inc. AD7674ACPZ
- Part No.:
- AD7674ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7674ACPZ.pdf
- Description:
- IC ADC 18BIT SAR 48LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:187
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7674ACPZ from Analog Devices is an 18-bit, charge redistribution successive approximation register (SAR) analog-to-digital converter with ±2.5 LSB integral nonlinearity, 800 kSPS maximum throughput in warp mode, differential ±VREF input range up to ±5 V, and single 5 V supply operation. It serves as a high-accuracy, low-latency ADC in precision data acquisition systems requiring no pipeline delay.
For engineers reviewing the AD7674ACPZ datasheet, AD7674ACPZ pinout, AD7674ACPZ application, or AD7674ACPZ equivalent, this page delivers verified specifications, interface configuration options (parallel 18/16/8-bit or SPI/QSPI/MICROWIRE-compatible serial), real-world use cases in medical CT scanners and geophone sensing, and validated alternative parts for design continuity.
Technical Context
The AD7674ACPZ implements a fully differential SAR architecture with on-chip conversion clock, error correction circuits, and dual interface ports-enabling immediate data availability post-conversion without latency. Its switched-capacitor DAC and calibration logic ensure monotonic 18-bit output with no missing codes across −40°C to +85°C.
It supports three distinct conversion modes: warp (800 kSPS, highest speed), normal (666 kSPS, full accuracy at any rate), and impulse (570 kSPS, power scaling proportional to sampling rate). Reference handling includes internal buffer support with REFBUFIN input (2.5 V → 4.096 V output) and external REF input (3 V to 5.1 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit with no missing codes - guarantees monotonicity and full-scale code coverage for precision measurement. |
| INL (max) | ±2.5 LSB - corresponds to ±9.5 ppm of full scale, enabling <103 dB dynamic range in instrumentation-grade applications. |
| Throughput | 800 kSPS (warp), 666 kSPS (normal), 570 kSPS (impulse) - selectable trade-off between speed, accuracy, and power consumption. |
| Analog Input Range | Differential ±VREF, VREF up to 5 V - supports true bipolar signal acquisition without external level-shifting circuitry. |
| Power Dissipation | 98 mW at 800 kSPS, 160 µW at 1 kSPS - enables scalable energy use from high-speed scanning to ultra-low-power monitoring. |
| Digital Interface | Parallel (18-/16-/8-bit bus) or 3-wire serial (SPI/QSPI/MICROWIRE/DSP compatible) - provides flexible host integration with 3 V or 5 V logic levels. |
| Reference Support | Internal reference buffer (REFBUFIN = 2.5 V → 4.096 V) or external REF (3 V to 5.1 V) - eliminates need for external voltage reference IC in many designs. |
Pinout & Package
AD7674ACPZ is available in a 48-lead LFCSP package with exposed pad internally connected to AGND. The package supports fine-pitch PCB layout and enhanced thermal performance (θJA = 26°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN− | Differential analog inputs | Accept true differential signals up to ±VREF; CMRR ≥65 dB at 100 kHz ensures noise rejection in noisy environments. |
| REF, REFGND | Reference voltage terminals | REF accepts external reference (3–5.1 V); REFGND must be tied to analog ground for stable reference biasing. |
| REFBUFIN | Internal reference buffer input | Accepts 2.5 V input to generate precise 4.096 V buffered reference; eliminates external reference component. |
| CNVST | Conversion start trigger | Falling-edge sensitive; initiates sample/hold hold phase and conversion - critical for synchronous multi-channel sampling. |
| BUSY | Conversion status indicator | Active-high open-drain output; falling edge signals valid data ready - usable as hardware handshake or interrupt source. |
| D[17:0], RD, CS | Parallel data interface | Configurable 18-/16-/8-bit parallel bus with read strobe; MODE0/MODE1 select interface width and data format. |
| SDOUT, SCLK, SYNC | Serial interface outputs | SPI-compatible 3-wire master/slave interface; supports daisy-chaining and frame-synchronized reads via SYNC. |
| PDBUF | Reference buffer enable | Low = enable internal buffer (4.096 V output); high = bypass buffer for external reference use. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | SAR architecture delivers conversion result immediately after completion - essential for real-time closed-loop control. |
| Three-speed conversion modes | Warp (800 kSPS), normal (666 kSPS), impulse (570 kSPS) - allows dynamic power/performance tuning per system requirement. |
| On-board reference buffer | Converts 2.5 V REFBUFIN to stable 4.096 V reference - reduces BOM count and improves PSRR vs. unbuffered references. |
| Dual interface flexibility | Single device supports parallel (18/16/8-bit) or serial (SPI/QSPI/MICROWIRE) connectivity - simplifies migration across host platforms. |
| True differential input | ±VREF range with 26 MHz −3 dB bandwidth - enables high-fidelity acquisition of sensor signals with common-mode noise rejection. |
Applications
| CT Scanners | Geophone Sensing |
|---|---|
Use Scenario: High-speed, low-noise digitization of X-ray detector signals during rotational gantry acquisition. IC Role / Device Role / Timing Role: Primary SAR ADC capturing 18-bit projection data at >500 kSPS with minimal aperture jitter (5 ps rms) and no latency. Use Value: Enables sub-millimeter spatial resolution and quantitative tissue density mapping via 103 dB dynamic range and 100 dB SINAD at 2 kHz. |
Use Scenario: Seismic vibration measurement in oil exploration arrays using low-power, high-SFDR sensors. IC Role / Device Role / Timing Role: Precision front-end ADC for broadband geophone signals (DC–100 kHz), operating in impulse mode for battery longevity. Use Value: Delivers 120 dB SFDR at 2 kHz and 105 dB at 100 kHz, allowing detection of weak subsurface reflections amid high-amplitude noise. |
| Medical Instrumentation | Spectrum Analysis |
Use Scenario: Digitizing bioelectric signals (e.g., EEG, ECG) with calibrated gain and offset stability over temperature. IC Role / Device Role / Timing Role: High-accuracy ADC with ±0.5 ppm/°C zero-error drift and ±1.6 ppm/°C gain-error drift for clinical-grade measurements. Use Value: Maintains <±2.5 LSB INL across −40°C to +85°C, ensuring traceable calibration without periodic recalibration. |
Use Scenario: Real-time spectral decomposition of RF or audio signals in test equipment and communications analyzers. IC Role / Device Role / Timing Role: Wideband ADC providing 26 MHz input bandwidth and 101 dB SNR at 2 kHz for high-resolution FFT bins. Use Value: Supports >16-bit effective resolution in narrowband analysis, reducing bin smearing and improving harmonic detection sensitivity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7679ACPZ | 18-bit, 666 kSPS max, same 48-lead LQFP/LFCSP footprint but no impulse mode; higher typical power (110 mW at 666 kSPS) | Lacks low-power impulse mode; suitable where constant high throughput is required but dynamic power scaling is unnecessary | Select AD7679ACPZ when board space and pin compatibility are critical, and power optimization across variable sampling rates is not required. |
| AD7677ACPZ | 18-bit, 570 kSPS max, identical impulse mode behavior but lower warp/normal throughput; shares REFBUFIN and serial interface features | Optimized for lower-speed, ultra-low-power deployments (e.g., portable diagnostics); lacks 800 kSPS capability | Choose AD7677ACPZ for battery-powered instruments needing <200 µW standby power and 570 kSPS peak rate, with identical reference buffering. |
Compared with AD7674ACPZ, AD7679ACPZ offers pin-compatible upgrade path without impulse mode, while AD7677ACPZ provides identical low-power architecture at reduced maximum speed - enabling tiered product variants from a common design foundation.
Availability
AD7674ACPZ is available at Aetrix Electronics and suitable for CT scanner subsystems, seismic data acquisition nodes, and medical diagnostic equipment requiring stable component supply, long-term lifecycle support, and guaranteed lot-to-lot consistency.
Supply support for AD7674ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing infrastructure spanning North America, Europe, and Asia.
The AD7674ACPZ belongs to Analog Devices' precision SAR ADC product line, engineered specifically for demanding instrumentation, medical imaging, and geophysical sensing applications where resolution, linearity, and timing fidelity are non-negotiable.
FAQ
What is the maximum sampling rate of the AD7674ACPZ and under what conditions is it achieved?
The AD7674ACPZ achieves a maximum throughput of 800 kSPS in warp mode, which requires WARP = high and IMPULSE = low. This mode delivers the highest speed but mandates a minimum conversion rate to maintain full specified accuracy. At 800 kSPS, the complete conversion cycle is 1.25 µs, and power dissipation is 98 mW typical. The AD7674ACPZ must be operated within its absolute maximum ratings, including AVDD = 5 V ± 5%, to sustain this performance.
Does the AD7674ACPZ require an external voltage reference, or does it include internal reference support?
The AD7674ACPZ supports both external and internal reference configurations. It includes an on-chip reference buffer that generates a precise 4.096 V output when 2.5 V is applied to the REFBUFIN pin. When PDBUF = low, the internal buffer is enabled; when high, the device uses an external reference applied directly to the REF pin (3 V to 5.1 V). This dual-reference capability eliminates the need for external reference ICs in many AD7674ACPZ designs.
How does the AD7674ACPZ handle digital interface selection between parallel and serial modes?
The AD7674ACPZ selects interface mode via MODE1 and MODE0 pins: Mode 0 (00) = 18-bit parallel, Mode 1 (01) = 16-bit parallel, Mode 2 (10) = 8-bit parallel, Mode 3 (11) = serial. In serial mode, SDOUT, SCLK, and SYNC operate as SPI/QSPI/MICROWIRE-compatible signals. The AD7674ACPZ supports both master and slave serial configurations, with EXT/INT and INVSYNC pins configuring clock source and SYNC polarity - all without requiring changes to the AD7674ACPZ's physical layout.
What are the thermal and packaging characteristics of the AD7674ACPZ?
The AD7674ACPZ is offered in a 48-lead LFCSP package with an exposed pad internally connected to AGND. Its thermal performance is characterized by θJA = 26°C/W in free air, enabling efficient heat dissipation in compact, high-density layouts. The exposed pad should be soldered to the system's analog ground plane to enhance mechanical reliability and thermal conduction - a requirement explicitly recommended in the AD7674ACPZ datasheet for long-term robustness.
Can the AD7674ACPZ be used in systems requiring simultaneous sampling across multiple channels?
The AD7674ACPZ itself is a single-channel ADC and does not natively support simultaneous sampling with other AD7674ACPZ devices. However, its CNVST input is designed for precise external triggering, and its serial interface supports daisy-chaining via SDIN/SDOUT when EXT/INT = high - enabling synchronized acquisition across multiple AD7674ACPZ units using a common CNVST signal and shared SCLK. This configuration is documented in the AD7674ACPZ datasheet for multichannel data acquisition systems.
AD7674ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 800k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7674ACPZ FAQ
1.How can I place an order for AD7674ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7674ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7674ACPZ reliable?
The price and inventory of AD7674ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7674ACPZ is usually 5 days.
3.What payment methods are accepted for AD7674ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7674ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7674ACPZ?
AD7674ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7674ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7674ACPZ?
For technical support, including AD7674ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7674ACPZ requirements.
6.How does Aetrix verify that AD7674ACPZ is sourced from the original manufacturer or authorized distributors?
All AD7674ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7674ACPZ meets industry standards.
7.What is the process for return or replacement of AD7674ACPZ?
All AD7674ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7674ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7674ACPZ part is unused and in its original packaging.
Return procedure for AD7674ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7674ACPZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

