My Inquiry
My Account
Analog Devices Inc. AD7679ACPZRL
- Part No.:
- AD7679ACPZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD7679ACPZRL.pdf
- Description:
- IC ADC 18BIT SAR 48LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,966
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7679ACPZRL from Analog Devices is an 18-bit, 570 kSPS charge redistribution SAR analog-to-digital converter with true differential input, ±2.5 LSB max INL, 103 dB dynamic range, and single 5 V supply operation. It serves as a high-accuracy data acquisition front-end in medical CT scanners and geophone sensor systems.
For engineers reviewing the AD7679ACPZRL datasheet, AD7679ACPZRL pinout, AD7679ACPZRL application, or AD7679ACPZRL equivalent, this page delivers verified specifications, interface mode behavior, thermal performance at –40°C to +85°C, and real-world timing constraints for parallel/serial readout under 570 kSPS throughput.
Technical Context
The AD7679ACPZRL implements a fully differential switched-capacitor SAR architecture with on-chip calibration logic, eliminating pipeline latency and guaranteeing no missing codes across its 18-bit output. Its internal reference buffer accepts 2.5 V input (REFBUFIN) and delivers a stable 4.096 V reference (REF) with ±0.05 V tolerance.
It supports four configurable digital interfaces via MODE0/MODE1 pins: 18-bit parallel, 16-bit parallel (high/low word), 8-bit byte-mode, and SPI/QSPI/MICROWIRE-compatible 3-wire serial - all operable at OVDD = 2.7 V to 5.25 V, enabling direct interfacing with both 3 V and 5 V microcontrollers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit with no missing codes - ensures unambiguous full-scale quantization for precision instrumentation. |
| Throughput Rate | 570 kSPS maximum - enables real-time capture of fast transients in spectrum analysis and medical imaging. |
| INL | ±2.5 LSB max (±9.5 ppm of full scale) - supports <0.001% linearity-critical applications like CT scanner calibration. |
| Differential Input Range | ±VREF (up to ±5 V) - allows direct connection to high-voltage sensor outputs without external gain stages. |
| Power Dissipation | 76 mW @ 500 kSPS; 150 μW @ 1 kSPS - enables low-power burst-mode acquisition in battery-operated geophone arrays. |
| Reference Buffer | On-board REFBUFIN → REF conversion (2.5 V → 4.096 V typ) - eliminates need for external reference IC and reduces layout sensitivity. |
| Aperture Jitter | 5 ps rms - preserves SNR >100 dB at 2 kHz input, critical for high-fidelity signal reconstruction. |
Pinout & Package
AD7679ACPZRL is housed in a 48-lead LFCSP (Lead Frame Chip Scale Package) with exposed pad internally connected to AGND. The package supports fine-pitch PCB assembly and enhanced thermal dissipation (θJA = 26°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN– | Differential analog inputs | Accept true bipolar ±VREF signals; CMRR ≥68 dB at 100 kHz enables noise rejection in EMI-heavy industrial environments. |
| REF, REFGND | Reference voltage terminals | REF carries buffered 4.096 V output; REFGND must be star-connected to AGND to prevent ground bounce-induced INL error. |
| CNVST | Conversion start trigger | Falling-edge sensitive; initiates sample/hold hold phase and conversion - timing-critical for synchronized multi-channel sampling. |
| BUSY | Conversion status indicator | Active-HIGH pulse (1.5 μs min width) signals ongoing conversion; falling edge serves as hardware-ready strobe for DMA-driven reads. |
| MODE0, MODE1 | Interface configuration inputs | Select among 18-/16-/8-bit parallel or serial modes - determines D[17:0] bus assignment and OB/2C coding behavior. |
| PDBUF | Reference buffer enable | LOW enables internal 4.096 V reference; HIGH disables buffer, allowing external reference injection at REF pin. |
| D[17:0], RD, CS | Parallel data and control bus | 18-bit bidirectional bus with separate read (RD) and chip select (CS); supports multiplexed or non-multiplexed 8080-style timing. |
| SCLK, SDOUT, SYNC | Serial interface outputs | 3-wire SPI-compatible interface; SDOUT outputs MSB-first 18-bit result; SYNC frames data transfer; SCLK sourced internally or externally. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | SAR architecture delivers immediate conversion results - eliminates latency-induced phase error in closed-loop control feedback paths. |
| Dual-supply interface flexibility | OVDD supports 2.7–5.25 V logic - enables direct connection to 3 V FPGAs or 5 V microcontrollers without level shifters. |
| Configurable data output coding | OB/2C pin selects straight binary or two's complement - simplifies signed arithmetic in DSP-based post-processing pipelines. |
| Low-power sleep mode | PD pin reduces current to <1 μA - extends battery life in portable spectrum analyzers during idle intervals between sweeps. |
| Multi-mode serial compatibility | Supports master/slave SPI, QSPI, and MICROWIRE protocols - ensures interoperability with legacy and modern host processors. |
Applications
| CT Scanner Signal Chain | Geophone Array Data Acquisition |
|---|---|
Use Scenario: Digitizing low-amplitude, high-frequency seismic signals from multi-element geophone strings deployed in oil exploration. IC Role / Device Role / Timing Role: Primary ADC front-end capturing 24-bit-equivalent dynamic range via oversampling and dithering, synchronized across 16+ channels using CNVST edge triggering. Use Value: 103 dB dynamic range and 5 ps aperture jitter preserve weak signal integrity buried in thermal and environmental noise floor. |
Use Scenario: High-speed digitization of X-ray detector outputs in multi-slice computed tomography systems requiring sub-0.001% linearity over temperature. IC Role / Device Role / Timing Role: Precision SAR ADC performing single-shot conversion per detector pixel row, driven by programmable CNVST timing to match gantry rotation speed. Use Value: ±2.5 LSB INL and on-chip reference buffer eliminate calibration drift across –40°C to +85°C operating range, reducing system-level recalibration frequency. |
| Σ-Δ ADC Replacement | High-Resolution Instrumentation |
Use Scenario: Upgrading legacy multichannel data loggers from slow Σ-Δ converters to faster, lower-latency acquisition without sacrificing resolution. IC Role / Device Role / Timing Role: Drop-in SAR replacement delivering 570 kSPS per channel versus <10 kSPS Σ-Δ - enabling real-time FFT-based vibration analysis on edge devices. Use Value: Parallel/serial dual-interface support allows reuse of existing FPGA firmware with minimal register map changes. |
Use Scenario: Benchtop digital multimeters and automated test equipment requiring traceable 18-bit DC accuracy and AC performance up to 100 kHz. IC Role / Device Role / Timing Role: Core measurement engine with internal 4.096 V reference and 100 dB S/(N+D) - used in ratiometric measurements against calibrated shunt resistors. Use Value: 150 μW standby power enables fanless enclosure design while maintaining <1 LSB zero-error drift over 8-hour calibration cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7678ACPZRL | Same 48-lead LFCSP package, 500 kSPS max throughput, ±2.5 LSB INL - lacks PDBUF pin and internal REF buffer; requires external 4.096 V reference. | Used where board space permits discrete reference IC and cost sensitivity outweighs integration benefit. | Select AD7678ACPZRL only when reference sourcing is already centralized and thermal budget allows higher external component count. |
| AD7665ASTZ | 16-bit, 570 kSPS SAR ADC in 48-lead LQFP; ±1 LSB INL; no internal reference buffer; supports only parallel interface. | Deployed in cost-constrained industrial PLC I/O modules where 16-bit resolution suffices and serial interface is unnecessary. | Choose AD7665ASTZ when resolution requirement is ≤16 bits and PCB layout favors LQFP over LFCSP for rework accessibility. |
Compared with AD7679ACPZRL, AD7678ACPZRL trades integrated reference buffering for identical package and slightly lower speed, while AD7665ASTZ sacrifices 2 bits of resolution and serial capability to reduce BOM cost and simplify firmware - making AD7679ACPZRL optimal for new designs demanding 18-bit fidelity, low latency, and flexible interfacing.
Availability
AD7679ACPZRL is available at Aetrix Electronics and suitable for medical imaging systems, seismic data acquisition, high-end instrumentation, and spectrum analysis equipment requiring stable component supply across extended product lifecycles.
Supply support for AD7679ACPZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing facilities worldwide.
The AD7679ACPZRL belongs to the PulSAR® family of precision SAR ADCs designed specifically for applications demanding high resolution, fast throughput, and guaranteed monotonicity - targeting medical, test & measurement, and energy exploration markets.
FAQ
What is the maximum operating temperature range for the AD7679ACPZRL?
The AD7679ACPZRL is specified for operation from –40°C to +85°C ambient temperature. This range is validated across all electrical parameters including INL, DNL, and dynamic performance metrics such as SFDR and THD. Operation outside this range may cause parametric degradation or functional failure; extended temperature variants require factory consultation.
Does the AD7679ACPZRL require an external reference voltage?
No - the AD7679ACPZRL includes an on-board reference buffer that generates a precise 4.096 V output when 2.5 V is applied to the REFBUFIN pin. Alternatively, an external reference can be connected directly to the REF pin by setting PDBUF HIGH. Using the internal buffer eliminates external reference ICs and improves system-level temperature stability.
How does the MODE0/MODE1 pin configuration affect the AD7679ACPZRL's data bus behavior?
The MODE0 and MODE1 pins configure the AD7679ACPZRL into one of four interface modes: 18-bit parallel (00), 16-bit parallel (01), 8-bit byte-mode (10), or serial (11). In each mode, D[17:0] pins assume different roles - e.g., D0 becomes OB/2C in serial mode - and the D[4:5] pins repurpose as DIVSCLK[0:1] clock dividers. This mapping is defined in Table 7 of the AD7679ACPZRL datasheet.
Can the AD7679ACPZRL perform simultaneous sampling across multiple channels?
No - the AD7679ACPZRL is a single-channel SAR ADC. Simultaneous sampling across multiple channels requires external synchronization using the CNVST pin shared across multiple AD7679ACPZRL devices, or use of dedicated multichannel SAR ADCs like the AD7655. The AD7679ACPZRL supports tight inter-device timing alignment but does not integrate sample-hold circuitry for independent channel capture.
What is the purpose of the BUSY pin on the AD7679ACPZRL?
The BUSY pin on the AD7679ACPZRL is an active-HIGH open-drain output that asserts at the start of conversion and deasserts upon completion and data latching into the output register. Its falling edge provides a deterministic hardware-ready signal for DMA controllers or interrupt-driven read sequences, eliminating polling overhead and ensuring accurate timing alignment in high-throughput systems.
AD7679ACPZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 570k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, Parallel, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7679ACPZRL FAQ
1.How can I place an order for AD7679ACPZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7679ACPZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7679ACPZRL reliable?
The price and inventory of AD7679ACPZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7679ACPZRL is usually 5 days.
3.What payment methods are accepted for AD7679ACPZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7679ACPZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7679ACPZRL?
AD7679ACPZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7679ACPZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7679ACPZRL?
For technical support, including AD7679ACPZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7679ACPZRL requirements.
6.How does Aetrix verify that AD7679ACPZRL is sourced from the original manufacturer or authorized distributors?
All AD7679ACPZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7679ACPZRL meets industry standards.
7.What is the process for return or replacement of AD7679ACPZRL?
All AD7679ACPZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD7679ACPZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7679ACPZRL part is unused and in its original packaging.
Return procedure for AD7679ACPZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7679ACPZRL Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
