Analog Devices Inc. AD7721AN
- Part No.:
- AD7721AN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
AD7721AN.pdf
- Description:
- IC ADC 16BIT SIGMA-DELTA 28-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:529
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7721AN from Analog Devices is a 16-bit sigma-delta analog-to-digital converter with 468.75 kHz output word rate, 229.2 kHz input bandwidth, and on-chip FIR filtering. It operates from +5 V supplies, accepts differential analog inputs (0 V to 2.5 V or ±1.25 V), and features internal offset/gain calibration for <±4.88 mV full-scale error. It serves in high-accuracy data acquisition systems such as industrial process monitoring and precision instrumentation.
For engineers reviewing the AD7721AN datasheet, AD7721AN pinout, AD7721AN application, or AD7721AN equivalent, key selection considerations include its dual-mode serial/parallel interface, 16-bit resolution with no missing codes, standby power of 100 µW, differential input impedance of 20.8 kΩ at 15 MHz, and compatibility with external 2.5 V reference sources like the AD780.
Technical Context
The AD7721AN uses a single-bit sigma-delta modulator followed by two cascaded finite impulse response (FIR) digital filters, enabling inherent antialiasing with only first-order external filtering. Its analog input is continuously sampled at twice the master clock frequency (up to 30 MHz), eliminating need for external sample-and-hold circuitry.
It supports two distinct operating modes: serial mode (16-bit, 468.75 kHz OWR, 15 MHz max CLK) and parallel mode (12-bit, 312.5 kHz OWR, 10 MHz max CLK). Mode selection is determined at power-up via CS/RD/WR logic states, and configuration registers control UNI/BIPOLAR range, STBY, CAL, and DVAL/SYNC functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit (serial mode); 12-bit (parallel mode) - defines quantization step size: 38 µV LSB (serial), 0.61 mV LSB (parallel) |
| Output Word Rate | 468.75 kHz (serial, fCLK = 15 MHz) - determines real-time sampling throughput for continuous signal capture |
| Input Bandwidth | 229.2 kHz (serial mode) - sets maximum baseband signal frequency without aliasing before digital filtering |
| Power Consumption | 150 mW active, 100 µW standby - enables low-power operation in battery-backed or thermally constrained systems |
| Analog Input Range | Differential: 0 V to 2.5 V (unipolar) or ±1.25 V (bipolar) - matches standard sensor output ranges and eliminates level-shifting circuitry |
| Reference Input | 2.4 V to 2.6 V external reference - allows use of precision references (e.g., AD780) for stable scaling independent of supply rails |
| Digital Interface | Configurable serial (master-clock SCLK) or parallel (8-bit bus + RD/WR/CS) - simplifies integration with DSPs (serial) or microcontrollers with parallel peripherals |
Pinout & Package
AD7721AN is housed in a 28-pin plastic DIP (N-28) package with 0.6-inch width and through-hole mounting. Pin functions are electrically validated per Analog Devices AD7721 Rev. A datasheet, with dedicated analog/digital ground separation (AGND, DGND, DSUBST) and strict layout requirements for noise immunity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1 / VIN2 | Differential analog input pair | Accepts 0–2.5 V (unipolar) or ±1.25 V (bipolar); input sampling capacitance is 1.6 pF - requires RC antialias filter directly at pins |
| REFIN | External reference voltage input | 2.4–2.6 V nominal; 200 µA input current - mandates 100 nF decoupling to AGND for stability |
| CLK | Master clock input | CMOS-compatible; 100 kHz–15 MHz range - sampling rate = 2×fCLK; duty cycle 45–55% |
| DRDY | Data ready indicator | Rising edge (serial), falling edge (parallel) signals valid output data - synchronizes host read timing |
| SCLK/DB7 | Serial clock output | Internally generated clock provided to host - enables master-mode serial interface without external clock generator |
| SDATA/DB11 | Serial data output | 16-bit MSB-first output; valid on SCLK falling edge - supports high-speed DSP interfacing |
| UNI/DB2 | Input range select | Logic low = unipolar (0–2.5 V); logic high = bipolar (±1.25 V) - configures transfer function and output coding (straight vs. 2's complement) |
| STBY/DB0 | Standby mode enable | Logic high enters 100 µW power-down - disables modulator and digital filter clocks; 2080-cycle wake-up latency |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes | Guaranteed over full 16-bit range in serial mode - ensures monotonicity critical for closed-loop control feedback |
| On-chip calibration | Offset and gain correction performed internally using shorted-input measurement - reduces system-level calibration effort and drift sensitivity |
| Linear-phase FIR filtering | Two-stage digital filter with 48.53 µs group delay - preserves time-domain integrity for phase-sensitive applications like vibration analysis |
| Dual interface support | Hardware-selectable serial (SCLK/SDATA/DRDY) or parallel (8-bit DB0–DB7 + RD/WR/CS) - accommodates legacy microcontrollers and modern DSPs |
| Low-power standby | 100 µW consumption with full retention of calibration state - enables periodic wake-up sampling in energy-constrained IoT sensors |
Applications
| Industrial Process Monitoring | Precision Instrumentation |
|---|---|
Use Scenario: Continuous acquisition of 4–20 mA loop sensor outputs (e.g., pressure, temperature) in PLC analog input modules. IC Role / Device Role / Timing Role: Primary ADC converting conditioned differential sensor signals into calibrated digital words for real-time control algorithms. Use Value: 229.2 kHz input bandwidth and 468.75 kHz OWR support oversampling for noise reduction; on-chip FIR filtering relaxes external antialiasing requirements to first-order RC networks. | Use Scenario: High-fidelity waveform digitization in portable multimeters and benchtop DMMs requiring >100 dB dynamic range. IC Role / Device Role / Timing Role: Core sigma-delta converter providing 16-bit resolution with no missing codes and <±16 LSB INL for metrology-grade accuracy. Use Value: Internal offset/gain calibration ensures <±4.88 mV full-scale error across –40°C to +85°C; differential input structure rejects common-mode noise from switching power supplies. |
| Motor Drive Current Sensing | Medical Signal Acquisition |
Use Scenario: Isolated shunt-based phase current measurement in servo drives, where fast settling and linearity are essential for field-oriented control. IC Role / Device Role / Timing Role: High-speed ADC capturing motor phase currents with 97.07 µs step response and linear-phase filtering for torque ripple minimization. Use Value: 48.53 µs group delay enables deterministic timing alignment between current samples and PWM generation; 16-bit resolution resolves sub-milliohm shunt variations. | Use Scenario: Low-noise acquisition of biopotential signals (ECG, EEG) in portable diagnostic devices with battery-powered operation. IC Role / Device Role / Timing Role: Low-power sigma-delta ADC performing continuous sampling while maintaining 74 dB SNR in 0–210 kHz band. Use Value: 100 µW standby mode extends battery life between measurements; unipolar/bipolar mode selection supports both grounded and floating electrode configurations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sigma-delta ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7722AR | 16-bit, 250 kHz OWR, SPI interface only, 5 V supply, integrated reference buffer | Lacks parallel interface and standalone reference input; optimized for SPI-based embedded systems | Select when SPI-native host architecture exists and external reference buffering is needed |
| ADS1258IPW | 24-bit, 125 kSPS, SPI interface, integrated PGA and reference, 2.7–5.25 V supply | Higher resolution but lower speed; includes programmable gain amplifier not present in AD7721AN | Select when ultra-high resolution (<1 µV LSB) and signal conditioning are required over raw speed |
Compared with AD7721AN, AD7722AR offers tighter integration but sacrifices interface flexibility and external reference control, while ADS1258IPW delivers superior resolution and built-in signal conditioning at the cost of reduced throughput and absence of parallel bus support.
Availability
AD7721AN is available at Aetrix Electronics and suitable for industrial process monitoring, precision instrumentation, motor drive current sensing, and medical signal acquisition requiring stable component supply across extended temperature ranges.
Supply support for AD7721AN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7721AN belongs to Analog Devices' precision sigma-delta ADC product line, designed specifically for high-speed, high-accuracy data acquisition in industrial and instrumentation applications where resolution, linearity, and low-power operation are critical.
FAQ
What is the maximum master clock frequency supported by the AD7721AN in serial mode?
The AD7721AN supports a maximum master clock frequency of 15 MHz in serial mode, which yields a 468.75 kHz output word rate and 229.2 kHz input bandwidth. Operation at this frequency is specified for guaranteed performance per the Rev. A datasheet; the device is characterized down to 100 kHz but rated for full specifications only up to 15 MHz in serial mode. The AD7721AN must be powered up with CS, RD, and WR tied low to enter serial mode.
How does the AD7721AN handle calibration of offset and gain errors?
The AD7721AN performs on-chip offset and gain calibration by internally shorting VIN1 and VIN2 during a CAL cycle initiated via the CAL/DB1 pin (serial) or control register bit DB1 (parallel). It computes an average of eight output results to populate the offset register and derives a gain correction factor. In normal operation, the offset register is subtracted from the filter output and the result multiplied by the gain factor. This calibration ensures AD7721AN maintains <±4.88 mV full-scale error across temperature.
Can the AD7721AN operate with a 3.3 V digital supply?
No, the AD7721AN requires AVDD and DVDD supplies of +5 V ±5% (4.75 V to 5.25 V) as specified in the Absolute Maximum Ratings and DC specifications tables. Its logic inputs require VIH ≥ 2.0 V and VIL ≤ 0.8 V, and output VOH ≥ 4.0 V under load - all defined relative to DVDD. Using 3.3 V violates the minimum DVDD requirement and will cause functional failure or damage. The AD7721AN is not 3.3 V compatible.
What is the purpose of the DSUBST pin on the AD7721AN?
The DSUBST pin on the AD7721AN is the substrate connection for the digital circuitry and must be connected via its own short, low-inductance path to AGND (Pin 24). This separate grounding prevents digital switching noise from coupling into the analog section and degrading AC performance metrics such as SNR and THD. Failure to properly connect DSUBST compromises the AD7721AN's specified 74 dB SNR and introduces ground bounce artifacts in high-resolution measurements.
Does the AD7721AN support simultaneous sampling of multiple channels?
No, the AD7721AN is a single-channel sigma-delta ADC with one differential analog input pair (VIN1/VIN2). It does not include multiplexing, channel sequencing, or auxiliary inputs. For multi-channel systems, discrete AD7721AN units or alternative devices such as the AD7723 (dual-channel variant) must be used. The AD7721AN's architecture focuses on optimizing performance for one high-fidelity channel rather than sharing resources across multiple inputs.
AD7721AN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12, 16
- Sampling Rate (Per Second):
- 312.5k, 468.75k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7721AN FAQ
1.How can I place an order for AD7721AN through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7721AN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7721AN reliable?
The price and inventory of AD7721AN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7721AN is usually 5 days.
3.What payment methods are accepted for AD7721AN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7721AN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7721AN?
AD7721AN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7721AN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7721AN?
For technical support, including AD7721AN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7721AN requirements.
6.How does Aetrix verify that AD7721AN is sourced from the original manufacturer or authorized distributors?
All AD7721AN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7721AN meets industry standards.
7.What is the process for return or replacement of AD7721AN?
All AD7721AN units undergo pre-shipment inspection (PSI). If there is an issue with AD7721AN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7721AN part is unused and in its original packaging.
Return procedure for AD7721AN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7721AN Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

