My Inquiry
My Account
Analog Devices Inc. AD7767BRUZ-RL7
- Part No.:
- AD7767BRUZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD7767BRUZ-RL7.pdf
- Description:
- IC ADC 24BIT SAR 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,305
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7767BRUZ-RL7 from Analog Devices is a 24-bit, oversampled successive approximation register (SAR) analog-to-digital converter optimized for high-precision, low-power data acquisition. It delivers 109.5 dB dynamic range at 128 kSPS, consumes 15 mW, features ±3 ppm typical INL, and operates with 2.5 V analog/digital supplies and 5 V reference - ideal for USB/PCI-based instrumentation requiring stable dc accuracy and low noise.
For engineers reviewing the AD7767BRUZ-RL7 datasheet, AD7767BRUZ-RL7 pinout, AD7767BRUZ-RL7 application, or AD7767BRUZ-RL7 equivalent, key selection considerations include output data rate vs. power trade-offs, on-chip linear-phase FIR filter latency, differential input structure, 16-lead TSSOP package constraints, and synchronization capability across multiple ADCs in daisy-chain configurations.
Technical Context
The AD7767BRUZ-RL7 implements an oversampled SAR architecture with a three-stage decimating FIR filter (decimation ratio = 8), yielding 128 kSPS output data rate when driven by a 1.024 MHz main clock. Its fully differential analog input (VIN+, VIN−) rejects common-mode noise while supporting ±VREF input range referenced to VREF+ (2.4 V to 5 V).
Digital interface uses serial 24-bit two's complement MSB-first format via SDO, controlled by SCLK and CS, with DRDY indicating data readiness. The SYNC/PD pin enables multi-device synchronization or power-down mode, and SDI supports daisy-chaining without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit with no missing codes - guarantees monotonicity and full-scale linearity for precision measurement systems. |
| Dynamic Range | 109.5 dB at 128 kSPS (shorted inputs) - enables detection of microvolt-level signals amid large dc offsets or ac carriers. |
| INL Error | ±3 ppm typical, ±7.6 ppm max - ensures <0.001% gain error over temperature for calibrated sensor interfaces. |
| Power Consumption | 15 mW at 128 kSPS - balances speed and efficiency for battery- or thermally constrained embedded acquisition. |
| THD | −118 dB - minimizes harmonic contamination in spectral analysis applications like vibration monitoring. |
| Filter Response | Linear phase, ±0.005 dB pass-band ripple, 100 dB stop-band attenuation - preserves signal integrity without phase distortion. |
| Operating Temp | −40°C to +105°C - supports industrial and automotive-grade deployment without derating. |
Pinout & Package
AD7767BRUZ-RL7 is housed in a 4.4 mm × 5 mm, 16-lead TSSOP package (RoHS-compliant, lead-free). Pin layout follows standard Analog Devices TSSOP orientation with exposed pad grounded for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (AVDD) | Analog Power Supply | +2.5 V supply for analog core; requires local 10 µF + 100 nF decoupling to minimize noise coupling into conversion path. |
| 2 (VREF+) | Reference Input | Accepts 2.4 V–5 V external reference; determines full-scale range (±VREF); must be decoupled to REFGND (Pin 3). |
| 4 (VIN+), 5 (VIN−) | Differential Analog Inputs | True differential pair with 22 pF input capacitance; supports common-mode voltage from VREF/2 ±5%; ESD-protected. |
| 7 (SYNC/PD) | Sync/Power-Down Control | Active-low input: falling edge initiates synchronization across multiple AD7767 devices or enters ultra-low-power mode (<6 µA). |
| 10 (SDO) | Serial Data Output | 24-bit two's complement MSB-first stream; tri-state when CS is high; timing-critical for SCLK-driven read cycles. |
| 12 (DRDY) | Data Ready Indicator | Open-drain output; falling edge signals valid conversion result ready in output register; used for interrupt-driven sampling. |
| 14 (MCLK) | Main Clock Input | Drives internal sampling at 1.024 MHz nominal; ODR scales linearly with MCLK; defines quantization noise bandwidth. |
| 16 (CS) | Chip Select | Enables SDO output and initiates serial read; allows shared SDO bus across multiple AD7767 devices in multi-drop configuration. |
Key Features
| Feature | Design Value |
|---|---|
| Oversampled SAR Architecture | Combines SAR speed and resolution with sigma-delta-like noise shaping - eliminates need for external anti-aliasing filters up to Nyquist. |
| On-Chip Linear-Phase FIR Filter | Provides 100 dB stop-band attenuation and ±0.005 dB pass-band flatness - preserves amplitude and phase relationships in time-domain signals. |
| Daisy-Chain Capability | SDI-to-SDO cascading enables synchronized multi-channel acquisition without FPGA or MCU GPIO expansion. |
| Flexible Logic Interface | VDRIVE pin supports 1.8 V–3.6 V I/O voltage - simplifies integration with mixed-voltage host systems (e.g., 1.8 V FPGA + 2.5 V ADC). |
| Low Temperature Drift | Zero error drift = 15 nV/°C, gain error drift = 0.4 ppm/°C - maintains calibration stability across industrial temperature ranges. |
Applications
| Low-Power USB Data Acquisition | Vibration Analysis Systems |
|---|---|
|
Use Scenario: Portable USB-powered sensor nodes capturing strain, pressure, or temperature in field-deployed industrial equipment. IC Role / Device Role / Timing Role: Primary high-resolution ADC digitizing conditioned analog outputs from MEMS accelerometers or piezoresistive sensors. Use Value: 109.5 dB dynamic range resolves sub-microstrain changes on high-bias mechanical loads; 15 mW operation extends battery life without sacrificing SNR. |
Use Scenario: Edge-based predictive maintenance units monitoring bearing faults in motors or gearboxes using accelerometer arrays. IC Role / Device Role / Timing Role: Synchronized multi-ADC front-end acquiring time-aligned vibration waveforms across multiple axes. Use Value: SYNC/PD pin enables deterministic inter-device phase alignment; −118 dB THD prevents harmonic masking of early fault signatures. |
| High-Precision Medical Instrumentation | PCI-Based Laboratory DAQ Systems |
|
Use Scenario: Clinical-grade ECG or bioimpedance analyzers requiring 24-bit resolution and minimal dc drift over extended sessions. IC Role / Device Role / Timing Role: Front-end digitizer for isolated, low-noise analog signal chains with programmable gain amplifiers. Use Value: ±3 ppm INL and 15 nV/°C zero drift ensure diagnostic accuracy across patient temperature variations and long acquisition windows. |
Use Scenario: Rack-mounted test equipment performing automated calibration, spectral analysis, or waveform generation in R&D labs. IC Role / Device Role / Timing Role: High-speed, high-fidelity ADC subsystem interfacing with PCI Express controllers via FPGA bridge logic. Use Value: 128 kSPS throughput with daisy-chain support enables scalable channel count; 2.5 V/5 V dual-supply architecture simplifies board-level power design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7766 | 16-bit resolution, 109.5 dB dynamic range at 128 kSPS, same 16-lead TSSOP package, but lacks on-chip FIR filter and has higher INL (±16 ppm). | Targeted at cost-sensitive, lower-precision applications where 24-bit linearity is not required. | Select AD7766 only if system-level resolution requirements are ≤16 bits and external digital filtering is acceptable. |
| AD7765 | 24-bit resolution, 112 dB dynamic range at 156 kSPS, includes on-chip differential amplifier and reference buffer, larger 24-lead LFCSP package. | Suited for single-ended or noisy environments needing integrated signal conditioning and higher sample rates. | Choose AD7765 when front-end amplification, reference buffering, or >128 kSPS are mandatory - accept larger footprint and higher BOM cost. |
Compared with AD7766 and AD7765, the AD7767BRUZ-RL7 uniquely delivers 24-bit no-missing-codes performance with integrated FIR filtering in a compact TSSOP, making it optimal for space-constrained, high-fidelity acquisition where both resolution and onboard signal processing are critical.
Availability
AD7767BRUZ-RL7 is available at Aetrix Electronics and suitable for low-power USB data acquisition systems, vibration analysis platforms, and high-precision medical instrumentation requiring stable component supply and long-term manufacturability.
Supply support for AD7767BRUZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD7767BRUZ-RL7 belongs to Analog Devices' precision data acquisition ADC family, engineered specifically for applications demanding simultaneous high resolution, low power, and integrated digital filtering - such as portable instrumentation and distributed sensor networks.
FAQ
What is the maximum output data rate of the AD7767BRUZ-RL7?
The AD7767BRUZ-RL7 achieves a maximum output data rate of 128 kSPS when operated with a 1.024 MHz main clock and decimation ratio of 8. This rate scales linearly with MCLK frequency, and the device maintains 109.5 dB dynamic range and 15 mW power consumption at this speed. Lower rates (64 kSPS, 32 kSPS) are supported by the AD7767-1 and AD7767-2 variants, respectively.
Does the AD7767BRUZ-RL7 require an external anti-aliasing filter?
The AD7767BRUZ-RL7's oversampled SAR architecture and integrated linear-phase FIR filter significantly relax anti-aliasing requirements. With its −3 dB bandwidth at 0.49 × ODR (62.7 kHz at 128 kSPS) and 100 dB stop-band attenuation, a simple RC filter (e.g., 10 kΩ + 1 nF) is typically sufficient - eliminating complex active filter designs needed for Nyquist-rate ADCs.
How does the SYNC/PD pin function in the AD7767BRUZ-RL7?
The SYNC/PD pin on the AD7767BRUZ-RL7 serves dual roles: a falling edge synchronizes conversion start across multiple AD7767BRUZ-RL7 devices for coherent multi-channel sampling, while holding the pin low for >100 ns places the device in power-down mode, reducing current draw to <6 µA. Both functions are hardware-controlled with no register writes required.
What reference voltage options are supported by the AD7767BRUZ-RL7?
The AD7767BRUZ-RL7 accepts an external reference voltage (VREF+) from 2.4 V to 5 V, independent of AVDD. A 5 V reference is recommended for full ±5 V differential input range; 2.5 V references are also supported but reduce full-scale range to ±2.5 V. Analog Devices recommends ADR445 (5 V) or ADR441 (2.5 V) for optimal drift and noise performance.
Can the AD7767BRUZ-RL7 interface directly with a 1.8 V microcontroller?
Yes - the AD7767BRUZ-RL7 supports logic-level flexibility via the VDRIVE pin, which sets digital I/O voltage from 1.8 V to 3.6 V. When VDRIVE = 1.8 V, SDO, DRDY, and other digital outputs comply with 1.8 V logic thresholds, and inputs (SCLK, CS, SYNC/PD) accept standard 1.8 V CMOS levels, enabling direct connection to low-voltage MCUs without level shifters.
AD7767BRUZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 128k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.5V
- Voltage - Supply, Digital:
- 2.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 16-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7767BRUZ-RL7 FAQ
1.How can I place an order for AD7767BRUZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7767BRUZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7767BRUZ-RL7 reliable?
The price and inventory of AD7767BRUZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7767BRUZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD7767BRUZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7767BRUZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7767BRUZ-RL7?
AD7767BRUZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7767BRUZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7767BRUZ-RL7?
For technical support, including AD7767BRUZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7767BRUZ-RL7 requirements.
6.How does Aetrix verify that AD7767BRUZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD7767BRUZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7767BRUZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD7767BRUZ-RL7?
All AD7767BRUZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7767BRUZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7767BRUZ-RL7 part is unused and in its original packaging.
Return procedure for AD7767BRUZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7767BRUZ-RL7 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
