Analog Devices Inc. AD7770ACPZ
- Part No.:
- AD7770ACPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD7770ACPZ.pdf
- Description:
- IC ADC 24BIT SIGMA-DELTA 64LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7770ACPZ from Analog Devices is an 8-channel, 24-bit simultaneous sampling sigma-delta ADC with per-channel programmable gain (1/2/4/8), internal 2.5 V reference, and dual operating modes (high-resolution: 103 dB DR at 32 kSPS; low-power: 4.75 mW/channel). It supports true differential or single-ended inputs and integrates a diagnostic 12-bit SAR ADC for functional safety validation in protection relays.
For engineers reviewing the AD7770ACPZ datasheet, AD7770ACPZ pinout, AD7770ACPZ application, or AD7770ACPZ equivalent, key selection criteria include simultaneous 24-bit sampling across eight channels, ±4 nA differential input bias current enabling direct sensor interfacing, sinc3 filter latency, and SPI-controlled sample rate converter for coherent line-frequency sampling.
Technical Context
The AD7770ACPZ implements eight independent sigma-delta modulators with sinc3 digital filters and a programmable sample rate converter (SRC) enabling ODR resolution down to 15.2 µSPS. Each channel includes a capacitive PGA with four fixed gain settings and configurable input topology (true differential, pseudo-differential, or single-ended).
Dual power modes are implemented via internal LDO control and clock gating: high-resolution mode uses 8.192 MHz MCLK and delivers 103 dB dynamic range at 32 kSPS; low-power mode uses 4.096 MHz MCLK and reduces per-channel dissipation to 4.75 mW while maintaining 103 dB DR at 8 kSPS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit simultaneous sampling across all 8 channels - enables synchronized acquisition for phase-critical measurements like relay protection. |
| Output Data Rate (ODR) | Up to 32 kSPS per channel in high-resolution mode - supports anti-aliasing for 5 kHz large-signal bandwidth. |
| Dynamic Range | 103 dB at 32 kSPS (high-res mode) - sufficient for 16.6 ENOB in industrial DAQ systems with wide signal swings. |
| Input Bias Current | ±4 nA (differential), ±8 nA (single-ended) - allows direct connection to high-impedance sensors without external buffering. |
| INL Error | ±9 ppm of FSR (high-res mode, PGAGAIN = 1) - ensures <0.0009% full-scale linearity for precision metrology. |
| Reference | Internal 2.5 V ±0.2% initial accuracy, ±10 ppm/°C TC - eliminates need for external reference in cost-sensitive designs. |
| Power Modes | High-resolution (14.6 mW/channel) and low-power (4.75 mW/channel) - selectable via register control for adaptive system power management. |
Pinout & Package
The AD7770ACPZ is housed in a 64-lead LFCSP (9 mm × 9 mm, 0.8 mm pitch) with exposed thermal pad. Pin functions include eight differential analog input pairs (AIN0± to AIN7±), dedicated SYNC_IN/SYNC_OUT for multi-device synchronization, three GPIOs for SRC update control, and separate analog/digital supply domains (AVDD1x/AVSSx, AVDD2x/AVSSx, IOVDD, DGND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN0− / AIN0+ | Analog input (Ch 0) | True differential input pair supporting ±VREF/PGAGAIN range - enables rejection of common-mode noise in motor control feedback. |
| SYNC_IN | Synchronization input | Accepts external timing pulse to align conversion start across multiple AD7770ACPZ devices in modular DAQ systems. |
| SYNC_OUT | Synchronization output | Drives daisy-chained SYNC_IN of downstream devices - ensures deterministic inter-device phase alignment. |
| GPIO0–GPIO2 | General-purpose I/O | Configurable as SRC update triggers - enables precise timing control of sample rate changes without SPI transaction overhead. |
| REFOUT | Reference output | Provides buffered 2.5 V reference for external circuitry - eliminates need for secondary reference IC in compact designs. |
| DCLK0–DCLK7 | Data clock outputs | Independent DCLK per channel - simplifies FPGA interface design by eliminating time-division multiplexing of data streams. |
Key Features
| Feature | Design Value |
|---|---|
| Per-channel PGA with gains 1/2/4/8 | Maximizes dynamic range for mixed-signal sensors (e.g., CTs and PTs) without external amplification stages. |
| Low-latency sinc3 filter path | Enables real-time closed-loop control with group delay under 100 µs at 32 kSPS - critical for fast-acting protection algorithms. |
| Integrated 12-bit SAR ADC | Performs on-chip diagnostics without disabling main Σ-Δ channels - meets IEC 61508 SIL-2 requirements for self-test capability. |
| Programmable sample rate converter (SRC) | Adjusts ODR in steps as fine as 15.2 µSPS - maintains coherence with 50/60 Hz power systems during frequency drift. |
| Two power modes (high-res / low-power) | Reduces total system power by >67% when full 24-bit performance is not required - extends battery life in portable test equipment. |
Applications
| Protection Relays | Industrial Process Control |
|---|---|
Use Scenario: Real-time monitoring of current/voltage waveforms in high-voltage substations for fault detection and tripping logic. IC Role / Device Role / Timing Role: Simultaneous 8-channel acquisition of CT/PT outputs with sub-microsecond inter-channel skew for phasor calculation. Use Value: 103 dB dynamic range and ±9 ppm INL ensure accurate RMS and harmonic analysis up to 5th order under transient fault conditions. | Use Scenario: High-precision measurement of temperature, pressure, and flow in chemical plant DCS nodes. IC Role / Device Role / Timing Role: Central analog front-end converting 4–20 mA sensor loops (via external resistors) and thermocouple signals with cold-junction compensation. Use Value: ±4 nA input bias current eliminates offset drift in high-impedance RTD bridges; internal 2.5 V reference guarantees stable scaling across temperature. |
| General-Purpose Data Acquisition | Energy Metering Reference Design |
Use Scenario: Modular benchtop DAQ systems requiring flexible channel count and software-configurable sampling parameters. IC Role / Device Role / Timing Role: Primary ADC engine with SPI register access for runtime reconfiguration of ODR, gain, and filter settings. Use Value: DCLKx-per-channel outputs simplify FPGA-based data aggregation; SRC enables seamless switching between 50 Hz and 60 Hz grid-synchronized modes. | Use Scenario: Class 0.2 revenue-grade metering where metrological traceability and long-term stability are mandated. IC Role / Device Role / Timing Role: High-accuracy voltage/current sampling block with integrated diagnostics for periodic calibration verification. Use Value: On-chip SAR ADC validates Σ-Δ channel integrity without external test equipment; ±10 ppm/°C reference TC ensures <0.01% error over −40°C to +85°C operating range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel high-precision ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7779ACPZ | 8-channel, 24-bit, but lacks integrated SAR ADC and SRC; uses fixed decimation rates only. | No built-in diagnostics or fine ODR tuning - requires external microcontroller for safety validation and grid-coherent sampling. | Select when lower BOM cost and simpler firmware are prioritized over functional safety and adaptive sampling. |
| LTC2378-20IUK#PBF | Single-channel, 20-bit SAR ADC with 1 MSPS throughput; no simultaneous sampling or PGA. | Requires external multiplexer and gain stages for 8-channel operation - increases board area, noise, and calibration complexity. | Select for ultra-low-latency single-point measurements where 24-bit resolution and channel synchronization are not required. |
Compared with AD7779ACPZ, the AD7770ACPZ adds integrated diagnostics and programmable SRC for safety-critical and grid-tied applications; compared with LTC2378-20IUK#PBF, it provides true simultaneous sampling and per-channel gain control essential for phase-accurate power quality analysis.
Availability
AD7770ACPZ is available at Aetrix Electronics and suitable for protection relays, industrial process control systems, and general-purpose data acquisition requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for AD7770ACPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD7770ACPZ belongs to Analog Devices' precision Σ-Δ ADC product line, designed specifically for high-fidelity, multi-channel data acquisition in electric utility infrastructure and factory automation where synchronization, low noise, and functional safety are mandatory.
FAQ
What is the maximum simultaneous sampling rate supported by the AD7770ACPZ?
The AD7770ACPZ supports up to 32 kSPS per channel in high-resolution mode with all eight channels active. This rate is achieved using an 8.192 MHz master clock and sinc3 filtering. At this ODR, the device delivers 103 dB dynamic range and maintains ±9 ppm INL. The AD7770ACPZ also supports lower rates (e.g., 8 kSPS in low-power mode) via its programmable sample rate converter, which allows fine-grained adjustment down to 15.2 µSPS for grid-coherent applications.
Does the AD7770ACPZ require an external reference voltage?
No, the AD7770ACPZ includes an internal 2.5 V reference with ±0.2% initial accuracy and ±10 ppm/°C typical temperature coefficient. REFOUT provides a buffered output usable by external circuitry. An external reference (1 V to 3.6 V) may be used via REFx± pins if higher initial accuracy or custom voltage is needed, but the internal reference eliminates BOM cost and layout complexity in most industrial DAQ designs.
How does the AD7770ACPZ support functional safety compliance in protection relay designs?
The AD7770ACPZ supports functional safety through its integrated 12-bit SAR ADC, which operates independently of the main Σ-Δ channels. This SAR ADC can validate Σ-Δ measurements using internal node sensing or external multiplexed signals, enabling periodic self-diagnostics without interrupting real-time acquisition. Combined with adjustable phase synchronization and deterministic latency, the AD7770ACPZ helps meet IEC 61508 SIL-2 requirements for hardware fault tolerance in protection relays.
What are the power supply requirements for the AD7770ACPZ analog section?
The AD7770ACPZ analog section requires two supply domains: AVDD1x/AVSSx (±1.65 V bipolar or 3.3 V unipolar) for the PGA and Σ-Δ modulators, and AVDD2x/AVSSx (2.2 V to 3.6 V) for digital filtering and interface logic. AVDD4/AVSSx (AVDD1x − 0.3 V to AVDD1x) powers the SAR ADC. All analog supplies must be well-decoupled; the datasheet specifies 10 µF + 100 nF per domain. Total analog supply current ranges from 3.9 mA (low-power mode, buffers disabled) to 26.7 mA (high-resolution mode, buffers enabled).
Can the AD7770ACPZ operate over the full industrial temperature range?
Yes, the AD7770ACPZ is specified for performance from −40°C to +105°C and remains functional up to +125°C. Key specifications-including dynamic range, INL, and reference stability-are guaranteed across the −40°C to +105°C range. At temperatures above +105°C, slight parameter degradation may occur, but typical performance plots in the datasheet confirm stable operation through +125°C, making the AD7770ACPZ suitable for harsh environments such as transformer monitoring and motor drive cabinets.
AD7770ACPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 32k
- Number of Inputs:
- 8
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- MUX-PGA-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 8
- Architecture:
- Sigma-Delta
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.2V ~ 3.6V
- Voltage - Supply, Digital:
- -
- Features:
- PGA, Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 64-LFCSP (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7770ACPZ FAQ
1.How can I place an order for AD7770ACPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7770ACPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7770ACPZ reliable?
The price and inventory of AD7770ACPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7770ACPZ is usually 5 days.
3.What payment methods are accepted for AD7770ACPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7770ACPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7770ACPZ?
AD7770ACPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7770ACPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7770ACPZ?
For technical support, including AD7770ACPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7770ACPZ requirements.
6.How does Aetrix verify that AD7770ACPZ is sourced from the original manufacturer or authorized distributors?
All AD7770ACPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7770ACPZ meets industry standards.
7.What is the process for return or replacement of AD7770ACPZ?
All AD7770ACPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7770ACPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7770ACPZ part is unused and in its original packaging.
Return procedure for AD7770ACPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7770ACPZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

