Analog Devices Inc. AD7813YRU
- Part No.:
- AD7813YRU
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD7813YRU.pdf
- Description:
- IC ADC 10BIT SAR 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,711
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7813YRU from Analog Devices is a 10-bit, 400 kSPS successive approximation ADC with on-chip track-and-hold, single-supply operation (2.7 V–5.5 V), and 8-bit parallel interface for microprocessor/DSP interfacing. It delivers ±1 LSB relative accuracy, 58 dB SNR at 30 kHz input, and automatic power-down mode reducing consumption to 34.6 µW at 1 kSPS - used in portable data acquisition and battery-powered sensor interfaces.
For engineers reviewing the AD7813YRU datasheet, AD7813YRU pinout, AD7813YRU application, or AD7813YRU equivalent, key selection considerations include its dual-read 10-bit output format (MSB/LSB), TSSOP-16 package constraints, 2.3 µs conversion time, and VREF range of 1.2 V to VDD - critical for low-voltage embedded analog front-end design.
Technical Context
The AD7813YRU implements a charge redistribution DAC architecture with internal clock oscillator and three-state TTL-compatible digital outputs. Its conversion process begins on the falling edge of CONVST, with BUSY asserted high during the 2.3 µs conversion window and latched result available for two sequential 8-bit reads.
It supports two operational modes: Mode 1 (high-speed, no inter-conversion power-down) for ≥100 kSPS throughput, and Mode 2 (automatic power-down between conversions) enabling ultra-low average power at reduced sampling rates - controlled solely by external CONVST timing relative to BUSY transition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - guarantees no missing codes; LSB = VREF/1024 for full-scale precision |
| Max Throughput Rate | 400 kSPS - achievable only in Mode 1 with continuous conversion and no power-down cycles |
| Conversion Time | 2.3 µs max - defines minimum time between CONVST triggers in high-speed mode |
| Signal-to-(Noise+Distortion) | 58 dB min at fIN = 30 kHz - validates dynamic performance for audio and baseband signal digitization |
| Power Dissipation (3 V) | 10.5 mW normal / 34.6 µW @ 1 kSPS - reflects true system-level energy efficiency in battery-critical designs |
| Analog Input Range | 0 V to VREF - requires externally stable reference; VREF must be ≥1.2 V and ≤VDD |
| Supply Voltage Range | 2.7 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic systems without level-shifting |
Pinout & Package
AD7813YRU is housed in a 16-lead Thin Shrink Small Outline Package (TSSOP, RU-16), 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, with exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VREF (Pin 1) | Reference voltage input | Defines full-scale analog input range (0 V to VREF); must be stable, low-noise, and within 1.2 V–VDD |
| VIN (Pin 2) | Analog signal input | Accepts single-ended 0 V to VREF signals; input leakage ≤±1 µA, capacitance ≤20 pF |
| GND (Pin 3) | Analog and digital ground | Single common ground pin - requires low-impedance PCB connection to minimize noise coupling |
| CONVST (Pin 4) | Convert start control | Rising edge initiates 1.5 µs internal power-up pulse; falling edge triggers conversion and determines Mode 1/2 |
| CS (Pin 5) | Chip select input | Active-low enable for data bus drivers; must be low with RD to assert DB0–DB7 outputs |
| RD (Pin 6) | Read strobe input | Active-low signal that releases latched conversion data onto DB0–DB7 bus when CS is low |
| BUSY (Pin 7) | Conversion status output | Logic high during conversion; falling edge signals result readiness for first 8-bit read |
| DB0–DB7 (Pins 8–15) | Data bus outputs | Three-state TTL-compatible; first read returns MSBs, second read returns LSBs on DB7/DB6 |
| VDD (Pin 16) | Positive supply | Single 2.7 V–5.5 V supply powering analog core, digital logic, and I/O buffers |
Key Features
| Feature | Design Value |
|---|---|
| Automatic power-down mode | Reduces average current to 1 µA standby and enables 34.6 µW operation at 1 kSPS - essential for multi-year battery life |
| Two-phase 10-bit parallel read | Eliminates need for external FIFO or wide-bus microcontrollers; uses standard 8-bit data paths with minimal address decoding |
| On-chip track-and-hold with 100 ns acquisition | Supports accurate sampling of fast-changing signals without external TH circuitry or settling delay penalties |
| Internal clock oscillator | Removes requirement for external crystal or clock generator - simplifies BOM and layout for space-constrained designs |
| Specified ac performance (SNR, THD) | Validated at 30 kHz input: 58 dB SNR and –66 dB THD - meets requirements for instrumentation-grade signal capture |
Applications
| Portable Data Loggers | Industrial Sensor Interfaces |
|---|---|
Use Scenario: Battery-powered environmental monitors capturing temperature, pressure, and humidity at 1–10 kSPS with firmware-triggered bursts. IC Role / Device Role / Timing Role: Primary ADC digitizing conditioned analog sensor outputs; triggered via microcontroller GPIO on CONVST with BUSY-interrupt synchronization. Use Value: Automatic power-down cuts average power to <50 µW, extending coin-cell life beyond 3 years while maintaining 10-bit resolution and ±1 LSB linearity. | Use Scenario: Modular PLC analog input modules acquiring 4–8 channels of 4–20 mA or 0–10 V industrial signals with local signal conditioning. IC Role / Device Role / Timing Role: High-speed, single-channel ADC per channel path; operated in Mode 1 for 100–400 kSPS oversampling to improve effective resolution via averaging. Use Value: 2.3 µs conversion time and 58 dB SNR support >9 ENOB at 30 kHz, enabling precise measurement of motor current harmonics and vibration spectra. |
| Medical Vital Sign Monitors | Test & Measurement Front Ends |
Use Scenario: Wearable ECG/PPG devices requiring low-noise, low-power analog acquisition synchronized to motion artifact detection algorithms. IC Role / Device Role / Timing Role: Signal-chain ADC converting amplified biopotential signals; VREF derived from precision bandgap to maintain absolute accuracy across temperature. Use Value: ±2 LSB offset error and ±2 LSB gain error ensure calibrated amplitude fidelity without per-unit trimming; 1.2 V minimum VREF allows use with low-dropout references. | Use Scenario: Benchtop oscilloscope auxiliary channels or automated test equipment digitizing control voltages, calibration references, or feedback signals. IC Role / Device Role / Timing Role: Auxiliary ADC providing 10-bit monitoring of supply rails, thermal sensors, or DAC outputs with deterministic timing via parallel strobes. Use Value: 8-bit parallel interface enables direct connection to FPGA or microcontroller GPIO banks without glue logic; BUSY signal provides precise interrupt-driven read timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 10-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7812YRU | 8-bit resolution only; identical package, pinout, and interface; 350 kSPS max; lower power (8.5 mW @ 3 V) | Suitable only where 8-bit resolution suffices - e.g., basic threshold detection or coarse control loops | Select AD7812YRU if system resolution budget permits 8-bit and lower cost/power is prioritized over precision |
| ADS7822U | 12-bit SAR ADC; SPI interface (not parallel); 200 kSPS; 2.7–5.25 V supply; no internal oscillator or T/H | Requires external clock and track-and-hold; better resolution but higher software overhead due to serial protocol | Choose ADS7822U when board space allows external components and 12-bit accuracy outweighs parallel simplicity |
Compared with AD7812YRU and ADS7822U, the AD7813YRU uniquely balances 10-bit precision, parallel microprocessor compatibility, integrated T/H, and automatic power-down - making it optimal for compact, low-power, real-time embedded systems needing deterministic 8-bit bus access without serial protocol overhead.
Availability
AD7813YRU is available at Aetrix Electronics and suitable for portable instrumentation, industrial sensor nodes, and medical wearable designs requiring stable component supply, long-term manufacturability, and guaranteed RoHS-compliant sourcing.
Supply support for AD7813YRU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7813 belongs to Analog Devices' legacy high-speed SAR ADC product line, designed specifically for microprocessor-centric embedded systems demanding low-power, single-supply, parallel-interface analog digitization with guaranteed monotonicity and no missing codes.
FAQ
What is the correct sequence to read a full 10-bit result from the AD7813YRU?
The AD7813YRU requires two consecutive 8-bit reads after BUSY goes low. The first read retrieves the 8 most significant bits (MSBs) on DB7–DB0. The second read retrieves the 2 least significant bits (LSBs) on DB7 and DB6, with DB5–DB0 forced to zero. Both reads must occur while CS and RD are low, and the second read must follow the first by at least 10 ns (t8). This two-phase access is mandatory - no single 10-bit parallel bus is provided.
Does the AD7813YRU require an external clock source?
No, the AD7813YRU does not require an external clock. It contains a fully integrated clock oscillator that drives the successive approximation logic and track-and-hold timing. All timing is controlled via the CONVST input: rising edge initiates internal power-up, and falling edge triggers conversion. External clocking is neither supported nor necessary for standard operation of the AD7813YRU.
Can the AD7813YRU operate with a 2.5 V supply?
Yes, the AD7813YRU is fully specified for operation from 2.7 V to 5.5 V, so 2.5 V is below the minimum rated supply. Operating at 2.5 V violates the Absolute Maximum Ratings and may cause failure to power up, incorrect conversion results, or undefined BUSY/IO behavior. For reliable function, VDD must be ≥2.7 V - confirmed in both DC Accuracy and Power Supply sections of the AD7813YRU datasheet.
How does the automatic power-down mode work in the AD7813YRU?
In automatic power-down mode (Mode 2), the AD7813YRU powers down its analog core immediately after BUSY goes low and remains in low-current state until the next rising edge on CONVST initiates a 1.5 µs internal power-up pulse. This reduces average current to 1 µA standby and enables 34.6 µW operation at 1 kSPS. Mode selection depends solely on CONVST timing relative to BUSY - no register writes or configuration pins are involved in the AD7813YRU.
Is the AD7813YRU pin-compatible with other AD7813 variants like AD7813YR or AD7813YN?
Yes, all AD7813 variants - including AD7813YRU, AD7813YR, and AD7813YN - share identical pin functions and electrical specifications. They differ only in package type (TSSOP, SOIC, DIP) and mechanical dimensions. The pin numbering, signal assignments (e.g., VREF on Pin 1, VDD on Pin 16), and timing behavior are fully consistent across variants, enabling direct PCB footprint substitution where package height and soldering method permit.
AD7813YRU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 16-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7813YRU FAQ
1.How can I place an order for AD7813YRU through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7813YRU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7813YRU reliable?
The price and inventory of AD7813YRU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7813YRU is usually 5 days.
3.What payment methods are accepted for AD7813YRU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7813YRU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7813YRU?
AD7813YRU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7813YRU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7813YRU?
For technical support, including AD7813YRU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7813YRU requirements.
6.How does Aetrix verify that AD7813YRU is sourced from the original manufacturer or authorized distributors?
All AD7813YRU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7813YRU meets industry standards.
7.What is the process for return or replacement of AD7813YRU?
All AD7813YRU units undergo pre-shipment inspection (PSI). If there is an issue with AD7813YRU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7813YRU part is unused and in its original packaging.
Return procedure for AD7813YRU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7813YRU Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

