My Inquiry
My Account
Analog Devices Inc. AD7828KPZ
- Part No.:
- AD7828KPZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
AD7828KPZ.pdf
- Description:
- IC ADC 8BIT FLASH 28PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:1,680
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7828KPZ from Analog Devices is an 8-channel, 8-bit LC2MOS successive-approximation analog-to-digital converter with built-in track-and-hold, single 5 V supply operation, ±1 LSB total unadjusted error, and 2.5 µs per-channel conversion time. It interfaces directly to Z80, MC68000, and TMS32010 microprocessors in Mode 0 or Mode 1 without external clock generation, targeting real-time data acquisition in industrial control and speech analysis systems.
For engineers reviewing the AD7828KPZ datasheet, AD7828KPZ pinout, AD7828KPZ application, or AD7828KPZ equivalent, key selection considerations include its 8-channel multiplexed analog input architecture, open-drain RDY/INT outputs, differential reference support (VREF(+) and VREF(–)), 10 kHz full-scale signal handling capability, and compatibility with standard microprocessor READ cycles using CS/RD control.
Technical Context
The AD7828KPZ employs a half-flash conversion architecture: two 4-bit flash ADCs-one for MSBs and one for LSBs-combined with an internal 4-bit DAC to reconstruct and subtract the MSB-derived analog value, enabling 8-bit resolution without external timing. Its analog input structure inherently provides sample-and-hold functionality for up to 1 µs after conversion start.
It supports unipolar (0 V to 5 V) and bipolar (±4 V via external op-amp conditioning) operation, with fully differential reference inputs allowing ratiometric measurement and offset-adjustable input spans. Digital interface uses Chip Select (CS) and Read (RD) signals only-no external clock required-and operates in either Mode 0 (WAIT-state microprocessors) or Mode 1 (non-WAIT systems).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8 bits - delivers 256 discrete digital output codes over full-scale range |
| Total Unadjusted Error | ±1 LSB max - guarantees monotonicity and no missing codes across temperature |
| Conversion Time | 2.5 µs per channel - enables 50 kHz per-channel sampling rate on all 8 inputs |
| Analog Input Bandwidth | 10 kHz - supports full-scale sinusoidal signals with ≤157 mV/µs slew rate without external S/H |
| Supply Voltage | 5 V ±5% - simplifies system power design; no dual or split supplies needed |
| Power Dissipation | 50 mW typical - low active power enables use in thermally constrained embedded systems |
| Reference Inputs | VREF(+) and VREF(–) - fully differential, enabling programmable span (e.g., 2 V reference yields 7.8 mV/LSB) |
Pinout & Package
AD7828KPZ is packaged in a 28-lead plastic DIP (N-28) with 0.6" body width, compliant with JEDEC MS-011AB. Pin 1 identifier is located at top-left corner when viewed from top with notch or dot oriented left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1–AIN8 | Analog Input Channels | Eight single-ended voltage inputs; selected via A0/A1/A2 address lines; each accepts 0 V to 5 V (unipolar) or conditioned bipolar ranges |
| A0, A1, A2 | Multiplexer Address Inputs | 3-bit binary select for channel routing; A2 is AD7828-specific; latched on rising edge of RD in Mode 1 |
| CS | Chip Select Input | Active-low enable; initiates conversion when pulled low with RD in Mode 0; controls address latching in Mode 1 |
| RD | Read Input | Active-low control; starts conversion and/or reads data depending on operating mode; defines timing edges for address hold/setup |
| RDY | Ready Output | Open-drain status signal; goes high-impedance at end of conversion to indicate valid DB0–DB7 data in Mode 0 |
| INT | Interrupt Output | Active-low interrupt; asserts at conversion completion; returns high on rising edge of CS or RD |
| DB0–DB7 | Data Bus Outputs | Three-state parallel digital outputs; deliver 8-bit natural binary code; compatible with TTL/CMOS logic levels |
| VREF(+), VREF(–) | Differential Reference Inputs | Define full-scale range; support ratiometric operation; allow offset adjustment (e.g., VREF(–) = 1 V sets zero-code point at 1 V) |
| VDD, GND | Power Supply | Single 5 V supply with ground return; IDD ≤ 20 mA max ensures stable operation under full load |
Key Features
| Feature | Design Value |
|---|---|
| 8-channel multiplexed analog input | Reduces board space and component count vs. discrete ADCs; eliminates external MUX control logic |
| Built-in track-and-hold function | Enables accurate digitization of 10 kHz signals without external S/H circuitry or layout complexity |
| No external clock required | Simplifies timing design and reduces EMI sources; eliminates clock distribution skew and jitter concerns |
| Differential reference interface | Supports ratiometric sensing (e.g., bridge transducers) and programmable input spans without recalibration |
| Mode 0 and Mode 1 operation | Ensures compatibility with WAIT-capable (Z80, MC68000) and non-WAIT (TMS32010) microprocessors |
Applications
| Industrial Process Monitoring | Speech Signal Analysis |
|---|---|
|
Use Scenario: Real-time acquisition of 8 sensor channels (temperature, pressure, flow) in PLC-based control cabinets with limited PCB area and thermal budget. IC Role / Device Role / Timing Role: 8-channel ADC performing synchronized sampling at 50 kHz aggregate rate; RDY-driven WAIT state coordination with host microcontroller. Use Value: Eliminates need for 8 separate ADCs and external multiplexer, reducing BOM cost by ~40% and layout area by >65% versus discrete solution. |
Use Scenario: Digitizing outputs of 8 band-pass filters in voice recognition front-end, where each filter isolates a frequency subband of speech input. IC Role / Device Role / Timing Role: Simultaneous 8-channel sampling with inherent track-and-hold supporting 10 kHz bandwidth per channel without aliasing artifacts. Use Value: Enables real-time spectral decomposition without external sample-and-hold ICs or precision timing generators, cutting component count by 3+ devices per channel. |
| Automated Test Equipment (ATE) | Motor Drive Current Sensing |
|
Use Scenario: Multi-point voltage monitoring across DUT power rails and I/O lines during functional testing, requiring fast, repeatable conversions with minimal latency. IC Role / Device Role / Timing Role: ADC operating in Mode 1 to avoid microprocessor WAIT states; INT-triggered readback ensures deterministic timing between samples. Use Value: Achieves 2.5 µs conversion + 2.5 µs inter-conversion delay, enabling 200 kSPS aggregate throughput across 8 channels for rapid test cycle execution. |
Use Scenario: Sampling phase currents in 3-phase inverter drives using shunt resistors, where simultaneous capture of multiple current paths improves vector control accuracy. IC Role / Device Role / Timing Role: 8-channel ADC configured with VREF(–) offset to measure bidirectional current (±4 V range) using complementary offset binary coding. Use Value: Supports bipolar operation without external level-shifting amplifiers; ±1 LSB error ensures <0.4% current measurement linearity over full dynamic range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-channel, 8-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7828LN | Same package (N-28), identical pinout and timing, but ±1/2 LSB total unadjusted error vs. ±1 LSB for AD7828KPZ | Higher accuracy required in precision instrumentation; tighter channel-to-channel matching (±1/4 LSB) | Select AD7828LN when absolute accuracy and monotonicity over temperature are critical; otherwise AD7828KPZ offers optimal cost/performance balance. |
| MAX195BCPP | 5 V, 16-bit, serial-output ADC; no built-in MUX or track-and-hold; requires external clock and reference; higher power (120 mW) | High-resolution data logging where 8-bit speed is insufficient; SPI interface preferred over parallel bus | Choose MAX195BCPP only when 16-bit resolution is mandatory; AD7828KPZ remains superior for 8-channel, low-latency, parallel-interface systems. |
Compared with AD7828LN, AD7828KPZ trades 0.5 LSB accuracy for lower cost and broader commercial-temperature availability; versus MAX195BCPP, it delivers integrated 8-channel multiplexing, inherent sample-hold, and parallel interface-reducing system-level component count and timing complexity significantly.
Availability
AD7828KPZ is available at Aetrix Electronics and suitable for industrial process monitoring, speech signal analysis, and automated test equipment requiring stable component supply, long-term obsolescence management, and traceable sourcing from authorized channels.
Supply support for AD7828KPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7828KPZ belongs to Analog Devices' legacy LC2MOS precision data acquisition product line, designed specifically for cost-sensitive, multi-channel industrial and instrumentation systems requiring fast, reliable, and easy-to-integrate ADC functionality without external timing or support components.
FAQ
What is the operating temperature range of the AD7828KPZ?
The AD7828KPZ is rated for commercial operation from 0°C to +70°C. This temperature grade is confirmed in the Ordering Guide section of the datasheet, where "KP" suffix denotes the K-grade version with ±1 LSB total unadjusted error and N-28 package. It is not rated for industrial (–40°C to +85°C) or extended (–55°C to +125°C) temperature ranges.
Does the AD7828KPZ require an external clock signal to operate?
No, the AD7828KPZ does not require an external clock signal. Its half-flash conversion architecture generates internal timing, and operation is controlled solely by CS and RD digital inputs. This eliminates clock distribution, jitter sensitivity, and associated layout constraints-confirmed in the General Description and Timing and Control sections of the datasheet.
Can the AD7828KPZ perform true differential input measurements?
The AD7828KPZ does not support true differential analog inputs (i.e., AINx+ and AINx– pairs). However, its fully differential reference inputs (VREF(+) and VREF(–)) enable pseudo-differential operation: by setting VREF(–) to a nonzero voltage (e.g., 1 V), the input range becomes 1 V to 6 V, allowing offset-referenced unipolar measurement-documented in the Applying the AD7824/AD7828 section.
How is channel selection implemented on the AD7828KPZ?
Channel selection on the AD7828KPZ is performed via three address inputs: A0, A1, and A2. These pins accept static TTL/CMOS logic levels to select one of eight analog inputs (AIN1 through AIN8), as defined in Table I of the datasheet. In Mode 1, the address is latched on the rising edge of RD; in Mode 0, it must remain stable while CS and RD are asserted.
What is the purpose of the RDY and INT outputs on the AD7828KPZ?
RDY is an open-drain ready signal that transitions to high-impedance when conversion completes-used to drive a microprocessor WAIT input in Mode 0. INT is an active-low interrupt that asserts at conversion completion and clears on the rising edge of CS or RD. In Mode 1, RDY must be tied to GND since it provides no status; only INT indicates completion.
AD7828KPZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 50k
- Number of Inputs:
- 8
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Flash
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7828KPZ FAQ
1.How can I place an order for AD7828KPZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7828KPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7828KPZ reliable?
The price and inventory of AD7828KPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7828KPZ is usually 5 days.
3.What payment methods are accepted for AD7828KPZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7828KPZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7828KPZ?
AD7828KPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7828KPZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7828KPZ?
For technical support, including AD7828KPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7828KPZ requirements.
6.How does Aetrix verify that AD7828KPZ is sourced from the original manufacturer or authorized distributors?
All AD7828KPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7828KPZ meets industry standards.
7.What is the process for return or replacement of AD7828KPZ?
All AD7828KPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7828KPZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7828KPZ part is unused and in its original packaging.
Return procedure for AD7828KPZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7828KPZ Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
