Analog Devices Inc. AD783JQ
- Part No.:
- AD783JQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-CDIP (0.300", 7.62mm)
- Datasheet:
-
AD783JQ.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT 8CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD783JQ from Analog Devices is a high-speed, monolithic sample-and-hold amplifier (SHA) designed for precision data acquisition systems requiring 12-bit accuracy at sub-300 ns acquisition times. It features ±2.5 V input range, 15 MHz small-signal bandwidth, 2 MHz full-power bandwidth, and integrated hold capacitor - enabling direct interface with 12-bit ADCs like AD671 and AD7586 in multichannel instrumentation and IF sampling applications.
For engineers reviewing the AD783JQ datasheet, AD783JQ pinout, AD783JQ application, or AD783JQ equivalent, key selection considerations include aperture jitter (20–50 ps), hold-mode offset (±5 mV), droop rate (0.02–1 µV/µs), and compatibility with ±5 V dual supplies - critical for high-fidelity signal conditioning before high-speed analog-to-digital conversion.
Technical Context
The AD783JQ implements a self-correcting architecture that actively compensates for charge injection, gain error, and offset after the hold command - ensuring accurate held output despite non-ideal sample-mode behavior. Its single-ended input/output structure references COMMON (pin 3), with no separate analog/digital ground pins.
It operates across 0°C to +70°C (J-grade), requires ±4.75 V to ±5.25 V supplies, draws 9.5–17 mA total supply current, and delivers ±5 mA output drive while maintaining <2.5 mV hold-mode offset shift - making it suitable for driving ADC inputs without external buffering in many configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Acquisition Time (to 0.01%) | 250–375 ns - enables ≥3.3 MSPS throughput in multichannel DAQ systems with 12-bit settling |
| Small Signal Bandwidth | 15 MHz - supports undersampling of IF signals up to ~5 MHz with minimal amplitude loss |
| Hold Mode Offset | ±5 mV max - defines DC accuracy floor; stable over temperature (10 µV/°C drift) |
| Aperture Jitter | 20–50 ps - limits usable input frequency to ≤12 MHz for ≤½-LSB error at 12-bit resolution |
| Total Output Noise (DC–5 MHz) | 150 µV rms - contributes directly to sampled DC uncertainty and effective resolution degradation |
| Input Voltage Range | ±2.5 V - matches standard unipolar/bipolar ADC reference ranges; requires low-Z source (<5 kΩ) |
| Supply Voltage Range | ±4.75 V to ±5.25 V - mandates tight regulation and local 0.1 µF ceramic decoupling at VCC/VEE |
Pinout & Package
AD783JQ is housed in an 8-lead Ceramic Dual In-Line Package (CERDIP), designated Q-8 per Analog Devices ordering guide. The package is hermetically sealed, rated for 0°C to +70°C operation, and features 0.100" lead pitch with JEDEC-standard dimensions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VCC) | Positive Supply | +4.75 V to +5.25 V analog supply; requires local 0.1 µF ceramic decoupling to COMMON |
| 2 (IN) | Analog Input | Single-ended, ±2.5 V full-scale range; high-impedance (10 MΩ || 2 pF); must be driven from <5 kΩ source |
| 3 (COMMON) | Signal Reference | Unified analog/digital ground reference for input, output, and digital control; connects to ADC analog ground |
| 4 (NC) | No Connect | Internally unconnected; must remain floating - no external tie or routing |
| 5 (OUT) | Analog Output | Held voltage output; drives ±5 mA into load; 0.3–0.6 Ω output resistance enables direct ADC interface |
| 6 (NC) | No Connect | Internally unconnected; must remain floating - no external tie or routing |
| 7 (VEE) | Negative Supply | –4.75 V to –5.25 V analog supply; requires local 0.1 µF ceramic decoupling to COMMON |
| 8 (S/H) | Sample/Hold Control | TTL/CMOS-compatible digital input; low = sample mode, high = hold mode; edge-triggered timing critical |
Key Features
| Feature | Design Value |
|---|---|
| On-chip hold capacitor | Eliminates need for external capacitor and associated layout sensitivity; ensures consistent hold-time performance |
| Self-correcting architecture | Compensates for internal gain/offset/charge-injection errors post-hold command - improves DC accuracy without calibration |
| Low droop rate (0.02–1 µV/µs) | Enables long hold periods (>100 µs) with sub-mV drift - suitable for multiplexed channel sampling |
| High PSRR (45–65 dB) | Maintains hold accuracy despite ±5% supply ripple - reduces need for ultra-low-noise LDOs in system design |
| ESD-protected design | Rated for 4000 V HBM; requires standard ESD handling but avoids gate oxide damage during assembly |
Applications
| IF Sampling Receiver | High-Speed Data Acquisition |
|---|---|
|
Use Scenario: Sampling 10.7 MHz IF signals in FSK demodulation systems with 5 kHz baseband. IC Role / Device Role / Timing Role: Sample-and-hold front-end synchronizing with clock to capture instantaneous IF amplitude prior to 8-bit ADC digitization. Use Value: 15 MHz small-signal bandwidth and low aperture jitter preserve modulation fidelity; ±255 mV p-p input range aligns with AD670 full-scale. |
Use Scenario: Multichannel industrial sensor monitoring with simultaneous sampling and time-interleaved conversion. IC Role / Device Role / Timing Role: High-throughput SHA providing 250 ns acquisition to feed 12-bit ADCs like AD671 in real-time control loops. Use Value: Sub-300 ns acquisition + 150 ns hold settling enables >3 MSPS effective throughput without added "start convert" delay. |
| Test & Measurement Equipment | Medical Imaging Signal Chain |
|
Use Scenario: Digitizing transient waveforms in oscilloscopes and automated test equipment requiring 12-bit linearity. IC Role / Device Role / Timing Role: Precision hold element capturing fast edges before high-resolution ADC conversion and waveform reconstruction. Use Value: ±0.005% FS nonlinearity and ±0.1% FS gain error ensure calibrated amplitude accuracy across ±2.5 V input span. |
Use Scenario: Capturing low-amplitude bio-sensor outputs (e.g., EEG, ECG) prior to digitization in portable diagnostics. IC Role / Device Role / Timing Role: Low-noise, low-drift SHA isolating analog signal path from digital switching noise in battery-powered devices. Use Value: 125 µV rms hold-mode noise and 10 µV/°C offset drift maintain diagnostic SNR across clinical operating temperatures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD783JR | Same die, SOIC_N (R-8) package; 150°C max junction temp vs. 175°C for CERDIP; slightly higher thermal resistance. | Preferred for surface-mount production; less robust against mechanical stress than hermetic CERDIP. | Select AD783JR for automated PCB assembly where hermeticity is not required and board space is constrained. |
| HA-5320 | Discrete bipolar design; 100 ns acquisition time but higher 15 mV offset and no self-correction; requires external hold cap. | Better for cost-sensitive, lower-accuracy (<10-bit) systems where speed outweighs DC precision. | Choose HA-5320 only when acquisition speed is primary and offset calibration infrastructure exists. |
Compared with AD783JR and HA-5320, the AD783JQ provides superior DC accuracy (±5 mV offset vs. ±15 mV), integrated hold capacitance, and self-correction - making it the optimal choice for 12-bit precision applications demanding minimal external components and guaranteed performance over temperature.
Availability
AD783JQ is available at Aetrix Electronics and suitable for high-speed data acquisition, IF sampling receivers, test equipment, and medical imaging signal chains requiring stable component supply and long-term obsolescence management.
Supply support for AD783JQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD783JQ belongs to Analog Devices' precision sample-and-hold amplifier product line, engineered specifically for high-fidelity signal capture in 12-bit data acquisition systems where speed, linearity, and DC stability must coexist without external trimming.
FAQ
What is the maximum input frequency the AD783JQ can accurately sample?
The AD783JQ's usable input frequency is constrained by aperture jitter and distortion. With typical 20 ps aperture jitter, it maintains ≤½-LSB error up to ~12 MHz for 12-bit resolution. At 500 kHz, THD is –72 dB and S/(N+D) is 70 dB - confirming suitability for IF sampling up to several MHz when paired with appropriate anti-alias filtering. The AD783JQ's 15 MHz small-signal bandwidth supports this performance envelope.
Does the AD783JQ require external components to operate?
No, the AD783JQ is fully self-contained and requires no external hold capacitor, trim pots, or passive components to perform its core sample-and-hold function. Only mandatory external elements are 0.1 µF ceramic decoupling capacitors from VCC and VEE to COMMON, as specified in the datasheet grounding guidelines. All compensation and correction are implemented internally via its proprietary self-correcting architecture.
How does the AD783JQ handle power supply noise?
The AD783JQ provides 45–65 dB power supply rejection ratio (PSRR) on both +VCC and –VEE rails, meaning a 100 mVpp supply ripple induces only ~0.2–0.35 mVpp error at the held output. This allows use with moderately regulated supplies, provided local 0.1 µF ceramic decoupling is placed directly at each supply pin. The AD783JQ's PSRR rolls off above 100 kHz, so high-frequency noise must be filtered before reaching the device.
Can the AD783JQ drive an ADC input directly without a buffer amplifier?
Yes, the AD783JQ can directly drive many 12-bit ADC inputs - its ±5 mA output drive capability, 0.3–0.6 Ω output resistance, and 150 ns hold settling time allow it to settle within specification before ADC conversion starts. However, if the ADC input presents significant capacitive load (>50 pF) or requires level shifting, an op amp buffer (e.g., AD841) is recommended. The AD783JQ's output is optimized for low-impedance loads matching standard ADC input specs.
What is the role of the COMMON pin on the AD783JQ?
The COMMON pin (pin 3) serves as the unified reference node for all analog and digital functions: it is the ground reference for the ±2.5 V input range, the 0 V reference for the held output voltage, and the return path for digital control current on the S/H pin. Unlike converters with separate AGND/DGND, the AD783JQ internally connects all grounds to COMMON - so it must be tied directly to the ADC's analog ground with a low-inductance trace, and digital ground should connect at the ADC to avoid ground loops.
AD783JQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 15 MHz
- Current - Input Bias:
- 100 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 9.5mA
- Current - Output / Channel:
- 5 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 10.5 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-CERDIP
AD783JQ FAQ
1.How can I place an order for AD783JQ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD783JQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD783JQ reliable?
The price and inventory of AD783JQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD783JQ is usually 5 days.
3.What payment methods are accepted for AD783JQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD783JQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD783JQ?
AD783JQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD783JQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD783JQ?
For technical support, including AD783JQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD783JQ requirements.
6.How does Aetrix verify that AD783JQ is sourced from the original manufacturer or authorized distributors?
All AD783JQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD783JQ meets industry standards.
7.What is the process for return or replacement of AD783JQ?
All AD783JQ units undergo pre-shipment inspection (PSI). If there is an issue with AD783JQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD783JQ part is unused and in its original packaging.
Return procedure for AD783JQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD783JQ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

