Analog Devices Inc. AD783JRZ
- Part No.:
- AD783JRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD783JRZ.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:194
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD783JRZ from Analog Devices is a high-speed, monolithic sample-and-hold amplifier (SHA) designed for precision data acquisition systems. It achieves 12-bit accuracy with 250 ns acquisition time to 0.01%, 15 MHz small-signal bandwidth, ±2.5 V input range, and operates on dual ±4.75 V to ±5.25 V supplies. It is used as front-end signal conditioning before high-resolution ADCs such as AD671 and AD7586 in instrumentation and communications receivers.
For engineers reviewing the AD783JRZ datasheet, AD783JRZ pinout, AD783JRZ application, or AD783JRZ equivalent, key selection considerations include aperture jitter (20 ps typ), hold-mode offset (±5 mV), nonlinearity (±0.005% FS), droop rate (0.02–1 µV/µs), and SOIC-8 package compatibility with board-level timing-critical analog signal chains.
Technical Context
The AD783JRZ implements a self-correcting architecture that actively compensates for charge injection, gain error, and offset after the hold command-enabling accurate held output despite inaccurate sample-mode behavior. Its internal hold capacitor eliminates external component requirements.
It features single-ended input/output referenced to COMMON, no separate analog/digital ground pins, and relies on tight supply decoupling (0.1 µF ceramic at VCC/VEE) to maintain THD of –80 dB at 100 kHz and SNR+D of 77 dB. Aperture jitter (20–50 ps) directly limits usable input frequency before quantization noise dominates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Acquisition Time (to 0.01%) | 250–375 ns - determines minimum sampling interval for multichannel systems requiring <12-bit settling |
| Small Signal Bandwidth | 15 MHz - supports undersampling of IF signals up to ~5 MHz without significant amplitude loss |
| Hold Mode Offset | ±5 mV - sets DC accuracy floor; stable over temperature (10 µV/°C drift) |
| Aperture Jitter | 20–50 ps - limits maximum input frequency before jitter-induced noise degrades ENOB |
| Nonlinearity | ±0.005% FS - ensures monotonicity and integral linearity across ±2.5 V input range |
| Total Output Noise (DC–5 MHz) | 150 µV rms - contributes directly to sampled DC uncertainty and system noise floor |
| Supply Voltage Range | ±4.75 V to ±5.25 V - requires regulated dual-rail supplies with low ripple for specified PSRR (≥45 dB) |
Pinout & Package
AD783JRZ is housed in an 8-lead narrow-body SOIC (SOIC_N, R-8) package per JEDEC MS-012-AA, with 1.27 mm lead pitch and gull-wing leads. Pin 1 identifier is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VCC) | Positive Supply | +4.75 V to +5.25 V analog supply; requires local 0.1 µF ceramic decoupling to COMMON |
| 2 (IN) | Analog Input | Single-ended input node; accepts ±2.5 V full-scale; driven best from ≤5 kΩ source impedance |
| 3 (COMMON) | Analog/Digital Reference | Unified ground reference for input, output, and digital control; must connect directly to ADC analog ground |
| 4 (NC) | No Connect | Internally unconnected; left floating per datasheet; no routing or termination required |
| 5 (OUT) | Analog Output | Held voltage output; capable of ±5 mA drive; interfaces directly to ADC input without buffer in most cases |
| 6 (S/H) | Sample/Hold Control | Active-high digital input; rising edge initiates hold mode; TTL/CMOS compatible (VIH ≥ 2.0 V) |
| 7 (NC) | No Connect | Internally unconnected; left floating; not to be tied to any potential |
| 8 (VEE) | Negative Supply | –4.75 V to –5.25 V analog supply; requires local 0.1 µF ceramic decoupling to COMMON |
Key Features
| Feature | Design Value |
|---|---|
| On-chip hold capacitor | Eliminates need for external capacitor and associated layout sensitivity or trimming |
| Self-correcting architecture | Compensates for charge injection and amplifier offset/gain errors post-hold command, improving dc accuracy |
| Low droop rate | 0.02–1 µV/µs enables long hold periods (>100 µs) without significant voltage decay |
| High feedthrough rejection | –80 dB at 500 kHz minimizes input transients coupling into held output during hold mode |
| Fast hold settling | 150–200 ns to 1 mV allows direct interface with ADCs like AD671 without added delay circuitry |
Applications
| IF Sampling Receiver | High-Speed Data Acquisition |
|---|---|
|
Use Scenario: Sampling 10.7 MHz IF signals in FSK demodulation systems with 255 mVp-p amplitude. IC Role / Device Role / Timing Role: Front-end sample-and-hold stage preceding an 8-bit ADC (e.g., AD670), synchronized to master clock with precise hold timing. Use Value: Enables undersampling while maintaining ~45 dB dynamic range via low aperture jitter (20 ps typ) and high feedthrough rejection (–80 dB). |
Use Scenario: Multichannel industrial DAQ system acquiring ±2.5 V sensor outputs at >1 MSPS aggregate rate. IC Role / Device Role / Timing Role: Channel-multiplexed SHA providing simultaneous hold capability across channels prior to successive-approximation ADC conversion. Use Value: 250 ns acquisition time supports high throughput; low nonlinearity (±0.005% FS) preserves channel-to-channel matching and calibration integrity. |
| 12-Bit ADC Driver | Communications Test Equipment |
|
Use Scenario: Driving AD671 (12-bit, 500 ns conversion) in automated test systems requiring guaranteed 12-bit accuracy. IC Role / Device Role / Timing Role: Precision analog front-end providing stable held voltage during ADC encode window; coordinated via flip-flop/one-shot timing logic. Use Value: Hold-mode offset (±5 mV) and drift (10 µV/°C) ensure calibrated accuracy across temperature; fast hold settling (150 ns) avoids start-convert delay. |
Use Scenario: Signal integrity validation in RF lab equipment capturing transient waveforms with >10 MHz bandwidth. IC Role / Device Role / Timing Role: High-fidelity sampling element in digitizing oscilloscope front-end, preserving phase coherence and harmonic content. Use Value: 15 MHz small-signal bandwidth and –80 dB THD at 100 kHz support clean spectral analysis; low total output noise (150 µV rms) maintains ENOB. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HA-5320IBZ | Higher supply current (25 mA), wider temp range (–40°C to +85°C), but slower acquisition (400 ns to 0.01%) and higher droop (2 µV/µs) | Better suited for industrial environments with extended temperature operation; less optimal for >1 MSPS systems | Select HA-5320IBZ when ambient temperature exceeds +70°C or long-term reliability under thermal cycling is critical |
| LF398N/NOPB | Lower cost, single-supply capable (±5 V to ±18 V), but lower bandwidth (1 MHz), higher offset (±10 mV), and no self-correction | Appropriate for general-purpose, non-critical 8–10 bit systems where cost and supply flexibility outweigh speed/accuracy needs | Choose LF398N/NOPB for cost-sensitive, lower-resolution applications where 12-bit fidelity and sub-300 ns acquisition are not required |
Compared with HA-5320IBZ and LF398N/NOPB, the AD783JRZ delivers superior speed–accuracy trade-off for 12-bit systems: fastest acquisition (250 ns), lowest offset (±5 mV), and integrated error correction-making it optimal for precision undersampling and high-throughput DAQ where timing margin is constrained.
Availability
AD783JRZ is available at Aetrix Electronics and suitable for high-speed data acquisition, IF sampling receivers, 12-bit ADC interfacing, and communications test equipment requiring stable component supply and RoHS-compliant packaging.
Supply support for AD783JRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD783JRZ belongs to Analog Devices' precision sample-and-hold amplifier product line, engineered specifically for high-speed, high-resolution data acquisition systems demanding minimal external components and guaranteed 12-bit accuracy without calibration.
FAQ
What is the maximum input frequency the AD783JRZ can accurately sample?
The AD783JRZ supports accurate sampling up to ~5 MHz for full-scale signals, limited primarily by its 2 MHz full-power bandwidth and aperture jitter (20–50 ps). At 100 kHz input, THD is –80 dB and SNR+D is 77 dB; performance degrades above 500 kHz due to increasing distortion and jitter-induced noise. For IF undersampling (e.g., 10.7 MHz), amplitude must be reduced (e.g., 255 mVp-p) to maintain usable dynamic range, as confirmed in AD783JRZ application examples with AD670.
Does the AD783JRZ require external hold capacitors?
No, the AD783JRZ does not require external hold capacitors. It integrates a precision on-chip hold capacitor as part of its monolithic design, eliminating layout sensitivity, trimming, and external component count. This is explicitly stated in the Functional Description section of the AD783JRZ datasheet and verified in typical application circuits (e.g., Figure 8 and Figure 9), where no external capacitor is shown or specified.
What is the role of the COMMON pin on the AD783JRZ?
The COMMON pin on the AD783JRZ serves as the unified reference node for analog input, analog output, and digital control signals-it is not split into separate analog and digital grounds. Per the AD783JRZ grounding guidelines, COMMON must be connected directly to the ADC's analog ground reference with a dedicated low-inductance trace, and also tied to the system digital ground at the ADC location to avoid ground loops. This single-point grounding is essential to achieve specified THD and noise performance.
Can the AD783JRZ operate from a single supply?
No, the AD783JRZ requires dual symmetric supplies: ±4.75 V to ±5.25 V. Its architecture depends on balanced positive (VCC) and negative (VEE) rails to bias internal circuitry and support ±2.5 V input/output swing. The Absolute Maximum Ratings table explicitly defines VCC and VEE with respect to COMMON, and all specifications-including offset, bandwidth, and noise-are characterized only under dual-supply conditions. Single-supply operation is not supported or tested.
How does the self-correcting architecture of the AD783JRZ improve accuracy?
The AD783JRZ self-correcting architecture actively compensates for internal errors-including charge injection, amplifier gain error, and offset-after the hold command is issued. Unlike conventional SHAs, its output in sample mode is not intended to track the input accurately; instead, internal reconfiguration during hold mode corrects these errors to produce a highly accurate held value. This is why hold-mode offset is specified at ±5 mV (vs. ±200 mV in sample mode) and why nonlinearity remains ±0.005% FS across the full ±2.5 V range.
AD783JRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 15 MHz
- Current - Input Bias:
- 100 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 9.5mA
- Current - Output / Channel:
- 5 mA
- Voltage - Supply Span (Min):
- 9.5 V
- Voltage - Supply Span (Max):
- 10.5 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AD783JRZ FAQ
1.How can I place an order for AD783JRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD783JRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD783JRZ reliable?
The price and inventory of AD783JRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD783JRZ is usually 5 days.
3.What payment methods are accepted for AD783JRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD783JRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD783JRZ?
AD783JRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD783JRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD783JRZ?
For technical support, including AD783JRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD783JRZ requirements.
6.How does Aetrix verify that AD783JRZ is sourced from the original manufacturer or authorized distributors?
All AD783JRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD783JRZ meets industry standards.
7.What is the process for return or replacement of AD783JRZ?
All AD783JRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD783JRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD783JRZ part is unused and in its original packaging.
Return procedure for AD783JRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD783JRZ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
