Analog Devices Inc. AD7853BR
- Part No.:
- AD7853BR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7853BR.pdf
- Description:
- IC ADC 12BIT SRL 200KSPS 24-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,095
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7853BR from Analog Devices is a 12-bit, 200 kSPS pseudo-differential successive-approximation ADC operating from a single 3 V to 5.5 V supply, featuring on-chip 2.5 V reference, self- and system-calibration, and SPI/QSPI/8051-compatible serial interface. It delivers ±1 LSB integral nonlinearity, 71 dB SNR at 10 kHz input, and 4.6 µs conversion time - optimized for portable instrumentation and battery-powered data acquisition.
For engineers reviewing the AD7853BR datasheet, AD7853BR pinout, AD7853BR application, or AD7853BR equivalent, this page provides verified technical context, real-world timing behavior, calibrated DC accuracy specs, package-specific layout guidance, and validated alternative options for low-power 12-bit sampling systems requiring stable reference and flexible serial control.
Technical Context
The AD7853BR implements a charge redistribution SAR architecture with integrated track-and-hold (500 ns acquisition), internal 2.5 V reference buffer, and programmable analog input range (0 to VREF or ±VREF/2) controlled by AMODE. Its calibration memory retains offset/gain coefficients across power cycles.
Serial communication supports five interface modes via SM1/SM2 pins, including external-clock (SCLK input) and self-clocking (SCLK output) configurations, with POLARITY pin selecting SCLK idle state. CONVST edge-triggered conversion and BUSY status signaling enable precise timing coordination in embedded microcontroller systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete digital codes over full-scale analog input range |
| Sampling Rate | 200 kSPS - supports Nyquist-limited bandwidth up to 100 kHz with minimal aliasing |
| INL | ±1 LSB max - ensures monotonic transfer function and no missing codes across temperature |
| SNR | 71 dB min at 10 kHz - enables >11.5 effective bits for precision sensor signal digitization |
| Conversion Time | 4.6 µs max - allows tight timing margins in high-throughput polling or DMA-driven acquisition |
| Supply Range | 3.0 V to 5.5 V - interoperable with both 3.3 V and 5 V logic domains without level shifting |
| Reference | Internal 2.5 V ±20 ppm/°C - eliminates need for external reference in cost-sensitive designs |
Pinout & Package
AD7853BR is supplied in a 24-lead SOIC (R-24) package with 0.3-inch body width and standard JEDEC MS-013 footprint. Thermal impedance θJA = 75°C/W enables operation up to +85°C ambient without forced airflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CONVST | Convert Start Input | Edge-triggered command initiating T/H hold mode and conversion sequence; must meet 100 ns minimum pulse width |
| 2 BUSY | Conversion Status Output | Active-high open-drain signal indicating active conversion or calibration; used for interrupt-driven readout |
| 3 SLEEP | Power-Down Control | Logic-low entry into automatic power-down mode reducing IDD to 10 µA (clock-on) or 5 µA (clock-off) |
| 4 REFIN/REFOUT | Reference I/O | 2.5 V buffered reference source; accepts external reference up to AVDD; requires CREF1/CREF2 decoupling |
| 9 AIN(+), 10 AIN(–) | Pseudo-Differential Analog Inputs | Support unipolar (0 to VREF) or bipolar (±VREF/2) ranges selected by AMODE; input leakage ≤ ±1 µA |
| 13 AMODE | Analog Range Select | Logic-0 configures 0 to VREF range; Logic-1 configures ±VREF/2 range with AIN(–) bias requirement |
| 14 POLARITY | SCLK Idle State Control | Determines active edge of serial clock: Logic-1 → SCLK idles high; Logic-0 → SCLK idles low |
| 15/16 SM1/SM2 | Serial Interface Mode Select | Configure among five SPI-compatible protocols including external-clock and self-clocking modes |
| 17 CAL | Calibration Trigger | Rising-edge initiation of self-calibration; optional 10 nF capacitor to DGND enables autocal on power-up |
| 20 DOUT, 21 DIN | Serial Data I/O | 16-bit MSB-first serial interface; DIN functions as bidirectional pin in self-clocking modes |
| 22 CLKIN | Master Clock Input | 4 MHz nominal clock sets conversion timing; supports 500 kHz to 4 MHz range per datasheet limits |
| 23 SCLK | Serial Clock I/O | Configured as input or output depending on SM1/SM2; timing critical for setup/hold compliance |
| 24 SYNC | Frame Sync I/O | Functions as chip-select input or frame-sync output based on serial mode configuration |
Key Features
| Feature | Design Value |
|---|---|
| Autocalibration on power-up | Retains calibrated offset/gain coefficients in nonvolatile memory; eliminates manual calibration step during boot |
| Flexible serial interface | Five configurable modes support SPI, QSPI, 8051, and µP host controllers without protocol translation hardware |
| Low-power operation | 12 mW typical at 3 V (AD7853); 25 mW max at 5.5 V - enables >10-hour battery life in handheld instruments |
| Pseudo-differential input | Rejects common-mode noise on AIN(+) and AIN(–); supports both unipolar and bipolar signal conditioning |
| On-chip reference | 2.5 V ±20 ppm/°C drift - reduces BOM count and PCB area vs. discrete reference + buffer solutions |
Applications
| Battery-Powered Medical Instrumentation | Portable Data Acquisition Systems |
|---|---|
Use Scenario: Continuous ECG waveform digitization in handheld patient monitors with 3.3 V Li-ion supply. IC Role / Device Role / Timing Role: Primary ADC capturing analog front-end signals at 200 kSPS with synchronized BUSY-driven readout. Use Value: ±1 LSB INL and 71 dB SNR ensure diagnostic-grade fidelity; SLEEP mode extends battery runtime between measurements. |
Use Scenario: Multi-channel sensor logging in field-deployable environmental sensors using ARM Cortex-M4 MCU. IC Role / Device Role / Timing Role: SPI-connected ADC providing calibrated 12-bit samples to DMA controller with minimal CPU overhead. Use Value: Internal 2.5 V reference eliminates external component; AMODE/POLARITY pins simplify firmware adaptation across input ranges. |
| Industrial Process Monitoring | High-Speed Modem Analog Front-End |
Use Scenario: 4–20 mA loop-powered transmitter digitizing thermocouple or RTD signals in factory automation nodes. IC Role / Device Role / Timing Role: System-calibrated ADC compensating for sensor and signal-conditioning errors across temperature. Use Value: Self- and system-calibration capability maintains ±1 LSB accuracy from –40°C to +85°C without recalibration. |
Use Scenario: Analog baseband sampling in V.34 modem designs requiring clean 100 kHz–100 kHz bandwidth digitization. IC Role / Device Role / Timing Role: High-SNR ADC capturing filtered line signals with THD ≤ –78 dB to preserve symbol integrity. Use Value: 71 dB SNR and –78 dB THD meet ITU-T V.34 spectral mask requirements for 28.8 kbps operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7853AR | Same speed (200 kSPS), same package (SOIC), but ±1 LSB INL grade (vs. ±0.5 LSB for AD7853BR) | Acceptable where tighter linearity not required; lower cost for less demanding measurement tasks | Select AD7853AR when ±1 LSB INL suffices and budget constraints outweigh precision needs |
| ADS7822U | 12-bit, 200 kSPS, but 5 V-only supply (no 3 V operation); no internal reference; uses external REF input only | Requires external 2.5 V reference and level-shifting for 3.3 V hosts; lacks autocal and system-cal features | Choose ADS7822U only if existing 5 V system architecture precludes mixed-voltage design and calibration is handled externally |
Compared with AD7853AR and ADS7822U, the AD7853BR uniquely combines ±0.5 LSB INL grade, internal 2.5 V reference, autocal on power-up, and true 3 V–5.5 V operation - making it optimal for portable, precision, low-maintenance data acquisition where calibration stability and supply flexibility are critical.
Availability
AD7853BR is available at Aetrix Electronics and suitable for battery-powered medical instrumentation, portable data acquisition systems, and industrial process monitoring requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for AD7853BR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and communications markets since 1965.
The AD7853BR belongs to Analog Devices' legacy SAR ADC product line designed for portable, low-power, high-accuracy data acquisition - emphasizing integrated calibration, flexible serial interfaces, and robust performance across extended temperature ranges.
FAQ
What is the maximum master clock frequency supported by AD7853BR?
The AD7853BR supports a master clock (CLKIN) frequency of up to 4 MHz under standard operating conditions. This 4 MHz clock directly determines conversion time (4.6 µs max) and calibration duration. The device also operates down to 500 kHz, enabling reduced power consumption in low-throughput applications while maintaining full 12-bit accuracy and timing specification compliance.
Does AD7853BR require external reference components?
Yes, the AD7853BR requires two external capacitors: a 0.1 µF multilayer ceramic capacitor (CREF1) and a 0.01 µF ceramic disc capacitor (CREF2), both connected between their respective pins (CREF1, CREF2) and AGND. These stabilize the internal reference and DAC charge redistribution network. No external voltage reference IC is needed - the internal 2.5 V reference is fully functional with these capacitors.
How does the AMODE pin affect analog input configuration on AD7853BR?
The AMODE pin selects between two analog input ranges: Logic-0 configures unipolar mode (0 to VREF), where AIN(+) must remain ≥ AIN(–); Logic-1 configures bipolar mode (±VREF/2), requiring AIN(–) to be biased at +VREF/2 so AIN(+) can swing from 0 V to +VREF. This selection directly determines coding format (straight binary vs. twos complement) and input signal conditioning requirements.
Can AD7853BR perform system calibration with an external reference?
Yes, the AD7853BR supports system calibration using an external reference applied to the REFIN/REFOUT pin. During system calibration, the device measures actual full-scale and offset errors introduced by external circuitry (e.g., gain stages, filters) and stores correction coefficients in on-chip calibration registers. This compensates for end-to-end errors beyond the ADC's intrinsic performance, ensuring accuracy across the complete signal chain.
What power-down modes are available on AD7853BR and how are they controlled?
The AD7853BR offers three power-down states: (1) Full power-down (10 µA typ, clock-on) via SLEEP = 0 with PMGT1=1, PMGT0=0; (2) Partial power-down (400 µA typ, clock-on) via SLEEP = 0 with PMGT1=1, PMGT0=1; and (3) Deep sleep (5 µA max, clock-off) when CLKIN is disabled. All retain calibration data and resume operation within microseconds upon wake-up.
AD7853BR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- -
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 2
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7853BR FAQ
1.How can I place an order for AD7853BR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7853BR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7853BR reliable?
The price and inventory of AD7853BR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7853BR is usually 5 days.
3.What payment methods are accepted for AD7853BR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7853BR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7853BR?
AD7853BR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7853BR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7853BR?
For technical support, including AD7853BR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7853BR requirements.
6.How does Aetrix verify that AD7853BR is sourced from the original manufacturer or authorized distributors?
All AD7853BR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7853BR meets industry standards.
7.What is the process for return or replacement of AD7853BR?
All AD7853BR units undergo pre-shipment inspection (PSI). If there is an issue with AD7853BR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7853BR part is unused and in its original packaging.
Return procedure for AD7853BR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7853BR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

