Analog Devices Inc. AD7853LAR
- Part No.:
- AD7853LAR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7853LAR.pdf
- Description:
- IC ADC 12BIT SAR 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,009
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7853LAR from Analog Devices is a 12-bit, pseudo-differential, serial-output sampling analog-to-digital converter optimized for low-power operation at up to 100 kSPS. It operates from a single 3 V to 5.5 V supply, features on-chip 2.5 V reference, self- and system-calibration, and supports unipolar (0 to VREF) or bipolar (±VREF/2) input ranges - ideal for battery-powered medical instruments and portable data acquisition.
For engineers reviewing the AD7853LAR datasheet, AD7853LAR pinout, AD7853LAR application, or AD7853LAR equivalent, key selection considerations include its 4.5 mW typical power dissipation at 3 V, 100 kSPS throughput, flexible SPI/QSPI/8051-compatible serial interface, and support for automatic power-down after conversion in embedded sensor interfaces.
Technical Context
The AD7853LAR uses a successive approximation register (SAR) architecture with integrated track-and-hold, calibrated DAC, and charge redistribution circuitry. Its conversion cycle begins on CONVST rising edge and completes in ≤10 µs (at 1 MHz CLKIN), with BUSY signaling active duration.
Calibration is managed via dedicated CAL input and internal control registers; self-calibration requires ~3.47 ms (system offset) to 31.25 ms (full self-cal), depending on master clock frequency. The device supports five serial interface modes selected by SM1/SM2 pins and polarity control via POLARITY pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 1 LSB = 0.024% of full-scale range for precision measurement applications. |
| Throughput Rate | 100 kSPS - enables real-time sampling of signals up to ~40 kHz (Nyquist-limited) in portable instrumentation. |
| Power Dissipation | 6.85 mW at 3.6 V - supports >100-hour battery life in 3 V systems with periodic wake-up sampling. |
| INL / DNL | ±1 LSB max integral nonlinearity, ±1 LSB max differential nonlinearity - ensures monotonicity and <0.025% end-point error without post-processing. |
| SNR + THD | 71 dB SNR + distortion at 10 kHz input - sufficient for 11.5 effective bits (ENOB) in medium-bandwidth signal chains. |
| Reference Voltage | 2.5 V internal reference (REFIN/REFOUT pin), adjustable from 1.2 V to AVDD - allows direct interfacing with external references or rail-to-rail input scaling. |
| Input Range | 0 to VREF (unipolar) or ±VREF/2 (bipolar) - configurable via AMODE pin for single-ended or differential-like signal acquisition. |
| Track/Hold Acquisition | ≤1 µs - enables accurate sampling of fast transients while maintaining 12-bit settling within system timing budgets. |
Pinout & Package
AD7853LAR is housed in a 24-lead SOIC (R-24) package with standard 0.3-inch width and 1.27 mm pitch. Pin functions are electrically validated per Analog Devices Rev. B datasheet and confirmed across all operating conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CONVST | Convert Start input | Rising-edge-triggered control signal initiating track-to-hold transition and ADC conversion sequence. |
| BUSY | Conversion status output | Active-high open-drain signal indicating ongoing conversion or calibration; used for handshaking in microcontroller interfaces. |
| SLEEP | Low-power mode control | Logic-low entry into sleep mode reduces current to 5 µA (clock off) or 10 µA (clock on), preserving calibration data. |
| REFIN/REFOUT | Reference I/O | Provides 2.5 V internal reference; accepts external reference from 1.2 V to AVDD; requires CREF1 (0.1 µF) and CREF2 (0.01 µF) bypass capacitors. |
| AIN(+), AIN(–) | Pseudo-differential analog inputs | Support unipolar (0 to VREF) or bipolar (±VREF/2) ranges; AIN(–) must be biased appropriately per AMODE setting. |
| AMODE | Analog range select | Logic-0 selects 0 to VREF; logic-1 selects –VREF/2 to +VREF/2 - determines input topology and biasing requirements. |
| POLARITY, SM1, SM2 | Serial interface configuration | Set SPI/QSPI/8051-compatible protocol mode, clock polarity, and SYNC function (input/output/frame sync). |
| DOUT, DIN, SCLK, SYNC | Serial data interface | 16-bit MSB-first serial I/O supporting both external-clock (SCLK input) and self-clock (SCLK output) modes. |
| AVDD, DVDD, AGND, DGND | Power and ground | Separate analog/digital supplies and grounds minimize noise coupling; AVDD/DVDD accept 3.0–5.5 V simultaneously. |
| CAL | Calibration trigger | Rising edge initiates self- or system-calibration; optional 10 nF capacitor to DGND enables autocal on power-up. |
Key Features
| Feature | Design Value |
|---|---|
| Autocalibration on power-up | Configurable via CAL pin capacitor; eliminates manual calibration step and ensures accuracy over temperature drift. |
| Flexible serial interface | Five programmable modes (SPI/QSPI/8051/microprocessor compatible) reduce firmware complexity across host platforms. |
| Multi-level power management | Three states - normal (6.85 mW), partial power-down (200 µA), full power-down (5 µA) - enable adaptive energy control. |
| Pseudo-differential input architecture | Rejects common-mode noise on AIN(+) and AIN(–) while allowing single-ended signal routing in space-constrained layouts. |
| On-chip 2.5 V reference with tempco | 20 ppm/°C typical drift - stable enough for 12-bit accuracy over –40°C to +85°C without external reference components. |
| Read-only default operation | No register writes required at startup; simplifies integration in resource-limited microcontrollers or FPGA-based systems. |
Applications
| Portable Medical Sensors | Industrial Data Loggers |
|---|---|
|
Use Scenario: Continuous ECG waveform digitization in handheld patient monitors powered by coin-cell batteries. IC Role / Device Role / Timing Role: Primary 12-bit ADC acquiring analog front-end outputs at 100 Hz–1 kHz with minimal power overhead. Use Value: 4.5 mW typical dissipation at 3 V extends battery life beyond 12 months; built-in calibration maintains diagnostic accuracy across clinical environments. |
Use Scenario: Remote environmental monitoring node measuring temperature, pressure, and humidity over multi-year deployments. IC Role / Device Role / Timing Role: Low-duty-cycle sampling ADC triggered by microcontroller wake-up events every 10 seconds. Use Value: 5 µA sleep current (clock off) minimizes quiescent drain; on-chip reference eliminates need for external precision voltage source. |
| Pen-Based Input Systems | High-Speed Modem Front-Ends |
|
Use Scenario: Digitizing stylus position and pressure in pen computers with touch-sensitive LCD displays. IC Role / Device Role / Timing Role: High-speed sampling ADC capturing analog tablet signals at 10–50 kSPS during active writing. Use Value: 1 µs track/hold acquisition time captures rapid pen movement transients; bipolar input mode supports differential sensor outputs. |
Use Scenario: Baseband signal conditioning in legacy DSL or cable modem designs requiring analog front-end digitization. IC Role / Device Role / Timing Role: Medium-speed ADC handling channel equalization feedback loops and line diagnostics. Use Value: 71 dB SNR + THD meets ITU-T G.992.1 spectral mask requirements for upstream/downstream signal fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7853AR | 200 kSPS speed, 20 mW power at 3.6 V - 3× higher throughput but 3× higher active power vs. AD7853LAR. | Preferred where sample rate >100 kSPS is mandatory and power budget allows ≥20 mW continuous draw. | Select AD7853AR only when system timing constraints require faster conversion cycles; not drop-in compatible due to differing CLKIN and timing specs. |
| ADS7822U | 12-bit, 200 kSPS, SPI-only interface, 3.6 mW at 3 V - lower power than AD7853LAR but lacks internal reference and system calibration. | Suitable for cost-sensitive, fixed-reference designs where external 2.5 V reference and manual calibration are acceptable. | Choose ADS7822U for simplified BOMs in high-volume consumer devices; AD7853LAR remains superior for field-deployed equipment needing long-term accuracy stability. |
Compared with AD7853AR and ADS7822U, the AD7853LAR uniquely balances sub-7 mW active power, integrated 2.5 V reference, and factory-trimmed self-calibration - making it optimal for battery-operated test equipment and portable diagnostics where accuracy retention matters more than peak speed.
Availability
AD7853LAR is available at Aetrix Electronics and suitable for portable medical sensors, industrial data loggers, and pen-based computing systems requiring stable component supply and long-term lifecycle support.
Supply support for AD7853LAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7853LAR belongs to Analog Devices' precision SAR ADC product line, designed specifically for low-power, high-accuracy data acquisition in portable and embedded instrumentation.
FAQ
What is the maximum sampling rate supported by the AD7853LAR?
The AD7853LAR supports a maximum throughput rate of 100 kSPS, achieved with a 1.8 MHz master clock (CLKIN) at 0°C to +70°C or 1 MHz CLKIN over –40°C to +85°C. Conversion time is ≤10 µs, and minimum acquisition time between conversions is 400 ns to ensure 12-bit settling. This rate is fixed for the L-version and cannot be increased beyond datasheet specifications.
Does the AD7853LAR require external reference components?
Yes, the AD7853LAR requires two external capacitors: a 0.1 µF multilayer ceramic capacitor (CREF1) and a 0.01 µF ceramic disc capacitor (CREF2), both connected between their respective pins and AGND. These stabilize the internal 2.5 V reference and DAC charge redistribution network. No external voltage reference IC is needed unless overriding the internal reference.
How does the AD7853LAR handle calibration without host processor intervention?
The AD7853LAR supports autonomous calibration via its CAL pin: connecting a 10 nF capacitor from CAL to DGND triggers full self-calibration on power-up. Alternatively, a logic-low pulse on CAL initiates immediate calibration. Calibration data is retained in sleep mode, and no host firmware interaction is required for basic read-only operation.
Can the AD7853LAR operate with a 3.3 V supply only?
Yes, the AD7853LAR is fully specified for AVDD and DVDD from 3.0 V to 5.5 V, including 3.3 V nominal operation. At 3.3 V, typical power dissipation is ~5.4 mW in normal mode and 3.6 µW in full power-down mode. All logic thresholds, reference behavior, and timing parameters remain valid per datasheet limits.
What serial interface protocols does the AD7853LAR support out-of-the-box?
The AD7853LAR supports five hardware-configurable serial modes via SM1/SM2/POLARITY pins, enabling native compatibility with SPI, QSPI, and 8051-style microcontrollers without bit-banging. It does not require software-driven clock generation - SCLK can be either host-provided (input) or device-generated (output), and SYNC adapts as chip-select or frame-sync based on mode selection.
AD7853LAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 5.5V
- Voltage - Supply, Digital:
- 3V ~ 5.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7853LAR FAQ
1.How can I place an order for AD7853LAR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7853LAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7853LAR reliable?
The price and inventory of AD7853LAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7853LAR is usually 5 days.
3.What payment methods are accepted for AD7853LAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7853LAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7853LAR?
AD7853LAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7853LAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7853LAR?
For technical support, including AD7853LAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7853LAR requirements.
6.How does Aetrix verify that AD7853LAR is sourced from the original manufacturer or authorized distributors?
All AD7853LAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7853LAR meets industry standards.
7.What is the process for return or replacement of AD7853LAR?
All AD7853LAR units undergo pre-shipment inspection (PSI). If there is an issue with AD7853LAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7853LAR part is unused and in its original packaging.
Return procedure for AD7853LAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7853LAR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

