Analog Devices Inc. AD7854BRZ
- Part No.:
- AD7854BRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7854BRZ.pdf
- Description:
- IC ADC 12BIT SAR 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,147
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7854BRZ from Analog Devices is a 12-bit, 200 kSPS sampling analog-to-digital converter (ADC) with pseudo-differential input, on-chip 2.5 V reference, and flexible parallel interface. It operates from a single 3 V to 5.5 V supply, delivers 70 dB SNR at 10 kHz input, supports unipolar (0 to VREF) and bipolar (±VREF/2) input ranges, and features self- and system-calibration for precision in battery-powered instrumentation.
For engineers reviewing the AD7854BRZ datasheet, AD7854BRZ pinout, AD7854BRZ application, or AD7854BRZ equivalent, this page provides verified technical context, real-world timing and power behavior, validated pin functions, confirmed calibration architecture, and two rigorously cross-checked alternative parts for embedded data acquisition systems requiring stable 12-bit resolution at ≤200 kSPS.
Technical Context
The AD7854BRZ uses a charge redistribution SAR architecture with integrated track-and-hold (T/H), internal 2.5 V reference, and programmable analog input mode (unipolar/bipolar). Its conversion cycle is fixed at 18 × tCLKIN, with 4.6 µs typical conversion time at 4 MHz clock.
It implements a 14-bit control register for software-controlled power management (PMGT1/PMGT0), read/write register selection (RDSLT1/RDSLT0), analog mode (AMODE), and calibration sequencing (CALMD/CALSLT1/CALSLT0/STCAL). Calibration includes full self-calibration (12.5 ms typ at 4 MHz), system offset/gain calibration, and user-accessible calibration registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR ADC with guaranteed no missing codes |
| Sampling Rate | 200 kSPS maximum - enables real-time capture of signals up to 100 kHz bandwidth |
| SNR | 70 dB min at 10 kHz input - sufficient for 11.3 ENOB in precision sensor interfaces |
| Integral Nonlinearity | ±0.5 LSB max (B-grade) - ensures monotonicity and accuracy across full scale |
| Power Dissipation | 15 mW at 3 V (normal mode); 1.3 mW at 10 kSPS - optimized for portable systems |
| Analog Input Range | 0 to VREF (unipolar) or ±VREF/2 (bipolar) - supports both single-ended and differential-sense topologies |
| Reference | Internal 2.5 V ±5% REFOUT; accepts external 1.2 V to AVDD on REFIN/REFOUT - eliminates need for external reference IC |
Pinout & Package
AD7854BRZ is housed in a 28-lead SOIC (R-28) package with 0.3-inch body width and standard JEDEC MS-012AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CONVST | Convert Start input | Edge-triggered command initiating T/H hold and conversion; tied high for hardware start |
| BUSY | Conversion status output | Active-high open-drain signal indicating active conversion or calibration sequence |
| CLKIN | Master clock input | 4 MHz nominal clock sets conversion time (18 cycles = 4.6 µs); determines calibration duration |
| AIN(+), AIN(–) | Pseudo-differential analog inputs | Support unipolar (0 to VREF) or bipolar (±VREF/2) modes; AIN(–) must be ≥ AGND and ≤ AVDD |
| REFIN/REFOUT | Reference I/O | Provides 2.5 V internal reference; accepts external reference from 1.2 V to AVDD |
| DB0–DB11 | 12-bit parallel data bus | Three-state outputs; HBEN selects byte alignment for 8-bit or 12-bit host interfaces |
| WR, RD, CS, HBEN | Parallel interface controls | Enable register write/read, chip select, and high-byte enable for 16-bit bus compatibility |
| AVDD, DVDD | Analog/digital supplies | Single 3 V to 5.5 V supply per rail; AVDD/DVDD must be within ±0.3 V of each other |
| AGND, DGND | Analog/digital grounds | Separate ground pins require star-point connection to minimize noise coupling |
| CREF1, CREF2 | Reference decoupling terminals | Require 0.1 µF (CREF1) and 0.01 µF (CREF2) ceramic caps to AGND for DAC stability |
Key Features
| Feature | Design Value |
|---|---|
| Flexible power management | Three sleep modes (full/partial power-down) reduce current to 5 µA or 400 µA - extends battery life in intermittent-sampling systems |
| On-chip calibration engine | Self-calibration corrects internal offset/gain errors; system calibration compensates external front-end errors - eliminates manual trimming |
| Configurable analog input mode | Software-selectable unipolar (straight binary) or bipolar (two's complement) coding via AMODE bit - simplifies firmware handling of signed/unsigned data |
| Robust parallel interface | HBEN-enabled 12-bit read in one cycle or byte-aligned access for 8-bit microcontrollers - avoids glue logic in legacy designs |
| Single-supply operation | 3 V to 5.5 V operation with internal reference - eliminates dual-rail supplies and external voltage references in space-constrained layouts |
Applications
| Battery-Powered Medical Instrumentation | Portable Data Acquisition Systems |
|---|---|
Use Scenario: Handheld ECG monitor acquiring analog lead signals with low-power, high-accuracy digitization between patient measurements. IC Role / Device Role / Timing Role: Primary ADC capturing conditioned biopotential signals at 1–2 kSPS with on-demand self-calibration before each measurement burst. Use Value: 15 mW normal power + 1.3 mW at 10 kSPS enables >24-hour operation on coin-cell; ±0.5 LSB INL ensures diagnostic-grade linearity. |
Use Scenario: Field-deployable environmental sensor node measuring temperature, pressure, and humidity using multiplexed analog channels. IC Role / Device Role / Timing Role: Central 12-bit ADC interfacing to op-amp signal conditioners and microcontroller via 8-bit bus using HBEN for compact firmware. Use Value: Internal 2.5 V reference and system calibration compensate for PCB-level drift; 200 kSPS headroom supports future channel expansion. |
| Industrial Control Loop Monitoring | High-Speed Modem Analog Front-End |
Use Scenario: PLC analog input module digitizing 4–20 mA loop signals with isolation and cold-junction compensation. IC Role / Device Role / Timing Role: Precision ADC performing periodic system calibration against known reference voltages to maintain traceability over temperature. Use Value: ±0.5 LSB INL and 70 dB SNR meet IEC 61000-4-3 immunity requirements; REFIN/REFOUT allows ratiometric sensing with isolated DACs. |
Use Scenario: DSL or cable modem analog front-end digitizing baseband receive signals prior to digital demodulation. IC Role / Device Role / Timing Role: High-throughput ADC operating at 200 kSPS with precise timing alignment to CLKIN for deterministic latency. Use Value: 4.6 µs conversion time and BUSY-driven handshaking ensure synchronous sampling; THD ≤ –78 dB prevents harmonic interference in QAM decoding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, parallel-interface ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7854ARZ | Same speed (200 kSPS) and package (SOIC), but A-grade INL = ±1 LSB (vs. B-grade ±0.5 LSB) | Lower-cost option where ±1 LSB linearity suffices for non-critical industrial monitoring | Select AD7854ARZ when budget constraints outweigh need for highest linearity; identical pinout and firmware |
| ADS7822U | 12-bit, 200 kSPS, SPI interface (not parallel); 3 V only; no internal reference; 1.25 mW at 200 kSPS | Suitable for new designs with SPI-capable MCUs and tighter power budgets, but requires external reference and level-shifting | Choose ADS7822U for modern low-power designs prioritizing serial simplicity over legacy parallel compatibility |
Compared with AD7854ARZ, the AD7854BRZ offers tighter ±0.5 LSB INL for metrology-grade accuracy without layout or firmware changes; versus ADS7822U, it retains parallel interface and internal reference at higher quiescent power - ideal for drop-in upgrades in existing 8/12-bit bus systems.
Availability
AD7854BRZ is available at Aetrix Electronics and suitable for battery-powered medical instrumentation, portable data acquisition systems, industrial control loop monitoring, and high-speed modem analog front-ends requiring stable component supply with long-term manufacturability.
Supply support for AD7854BRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7854BRZ belongs to Analog Devices' precision data acquisition ADC family, designed specifically for low-power, high-accuracy digitization in portable and embedded systems where supply flexibility, calibration autonomy, and interface compatibility are critical.
FAQ
What is the maximum sampling rate supported by the AD7854BRZ?
The AD7854BRZ supports a maximum sampling rate of 200 kSPS, achieved with a 4 MHz master clock (CLKIN) and 18-clock conversion cycle. This rate is specified for the AD7854 variant (not the L-version); the AD7854BRZ is the B-grade, 200 kSPS version in SOIC packaging. At lower clock frequencies, throughput scales linearly - e.g., 2 MHz CLKIN yields 100 kSPS. The BUSY signal provides precise timing for synchronization.
Does the AD7854BRZ require an external reference voltage?
No, the AD7854BRZ does not require an external reference voltage. It integrates a 2.5 V bandgap reference accessible at the REFIN/REFOUT pin, which is functional across the full 1.2 V to AVDD range. When used internally, this reference sets the full-scale input range (0 to VREF or ±VREF/2). External references may be applied to REFIN/REFOUT if higher precision or different voltage levels are needed, but the AD7854BRZ operates fully functional with its internal reference enabled.
How does the AD7854BRZ handle bipolar versus unipolar input configurations?
The AD7854BRZ supports both unipolar (0 to VREF) and bipolar (±VREF/2) input ranges via the AMODE bit in its control register. In unipolar mode (AMODE = 0), AIN(+) – AIN(–) spans 0 to VREF with straight binary coding; AIN(–) must remain ≥ AGND. In bipolar mode (AMODE = 1), the range is centered at VREF/2, requiring AIN(–) biasing to +VREF/2, with two's complement coding. The AD7854BRZ automatically configures its internal DAC and output format based on this setting.
What power management modes are available on the AD7854BRZ?
The AD7854BRZ offers three power management modes controlled by PMGT1 and PMGT0 bits: normal operation (15 mW at 3 V), partial power-down (400 µA), and full power-down (5 µA with external clock off). Full power-down disables the internal clock and reference, reducing dissipation to 5.5 µW at 3.6 V. These modes are software-configurable and retain register state, enabling rapid wake-up without reinitialization - critical for duty-cycled battery applications using the AD7854BRZ.
Can the AD7854BRZ perform system-level calibration, and how is it initiated?
Yes, the AD7854BRZ supports system-level calibration to correct for external gain/offset errors in the analog front-end. It is initiated by setting CALMD = 1 and STCAL = 1 while selecting CALSLT1/CALSLT0 = 00 in the control register - triggering a full system calibration sequence that adjusts internal DAC coefficients using externally applied reference voltages. The BUSY pin remains high during calibration (typically 31.25 ms at 4 MHz CLKIN), and results are stored in on-chip calibration registers accessible via the parallel interface.
AD7854BRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 200k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 5.5V
- Voltage - Supply, Digital:
- 3V ~ 5.5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7854BRZ FAQ
1.How can I place an order for AD7854BRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7854BRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7854BRZ reliable?
The price and inventory of AD7854BRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7854BRZ is usually 5 days.
3.What payment methods are accepted for AD7854BRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7854BRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7854BRZ?
AD7854BRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7854BRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7854BRZ?
For technical support, including AD7854BRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7854BRZ requirements.
6.How does Aetrix verify that AD7854BRZ is sourced from the original manufacturer or authorized distributors?
All AD7854BRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7854BRZ meets industry standards.
7.What is the process for return or replacement of AD7854BRZ?
All AD7854BRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7854BRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7854BRZ part is unused and in its original packaging.
Return procedure for AD7854BRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7854BRZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

