Analog Devices Inc. AD7870JP
- Part No.:
- AD7870JP
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
AD7870JP.pdf
- Description:
- IC ADC 12BIT SAR 28PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,409
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7870JP from Analog Devices is a complete monolithic 12-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold amplifier, laser-trimmed internal clock, and on-chip 3 V buried Zener reference. It delivers 100 kHz sampling rate, 72 dB SNR at 10 kHz input, ±3 V bipolar input range, and 57 ns data access time. It targets precision data acquisition in industrial instrumentation and DSP-based signal processing systems.
For engineers reviewing the AD7870JP datasheet, AD7870JP pinout, AD7870JP application, or AD7870JP equivalent, this page provides verified technical context, real-world interface timing constraints, confirmed dynamic and dc accuracy specs, package-specific layout guidance, and validated alternative options for system-level design continuity.
Technical Context
The AD7870JP implements a SAR architecture with a fast-settling DAC, high-speed comparator, and internal 3 V temperature-compensated Zener reference trimmed to ±10 mV. Its track-and-hold acquires signals to 12-bit accuracy in ≤2 μs, enabling full-power conversion up to 50 kHz while maintaining 70–72 dB SNR.
It supports three digital output formats-parallel 12-bit word, two 8-bit bytes, or serial data-with mode selection via the 12/8/CLK pin. Control logic synchronizes conversion start via CONVST (asynchronous) or CS (edge-triggered), and BUSY/INT provides status feedback with guaranteed 70 ns propagation delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - guarantees no missing codes; defines minimum quantization step of 1.46 mV over ±3 V range |
| Sampling Rate | 100 kHz - maximum sustained throughput with 8 μs conversion + 2 μs acquisition = 10 μs cycle |
| SNR @ 10 kHz | 72 dB min - measured with ±3 V p-p sine wave; enables >11.6 effective bits at audio-band frequencies |
| Data Access Time | 57 ns max - ensures compatibility with 8-bit/16-bit microprocessors and DSPs without wait states |
| Input Range | ±3 V - bipolar operation with twos-complement output coding; input impedance ≈15 kΩ |
| Reference Output | 3.00 V ±10 mV - factory-laser-trimmed buried Zener; load capability ≤500 μA; tempco ≤±60 ppm/°C |
| Power Dissipation | 60 mW typical - operates from ±5 V supplies (IDD = 8 mA, ISS = 4 mA); low power for embedded systems |
Pinout & Package
AD7870JP is packaged in a 24-pin, 0.3-inch-wide plastic dual-in-line package (PDIP). Pin spacing is 0.1 inch; body width is 0.3 inch; lead count is 24; RoHS-compliant lead finish per Analog Devices specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RD | Read control input | Active-low enable for parallel data bus; must be low with CS to drive DB0–DB11 outputs |
| 2 BUSY/INT | Status output | Open-drain active-low signal indicating conversion in progress (BUSY) or completion (INT) |
| 3 CLK | Clock input | TTL-compatible; tie to VSS to enable internal laser-trimmed oscillator (2.5 MHz nominal) |
| 4 DB11/HBEN | MSB output / byte-mode control | Functions as DB11 in 12-bit mode; becomes HBEN (high-byte enable) in byte-serial mode |
| 24 CS | Chip select input | Active-low device enable; falling edge initiates conversion when CONVST is tied low |
| 23 CONVST | Convert start input | Asynchronous rising-edge trigger; forces track-to-hold transition and starts conversion sequence |
| 22 12/8/CLK | Mode configuration input | +5 V = 12-bit parallel only; 0 V = byte/serial with gated SCLK; −5 V = byte/serial with continuous SCLK |
| 21 VSS | Negative supply | −5 V ±5% analog/digital supply rail; decoupling required near pin |
| 20 VIN | Analog input | ±3 V differential input range referenced to AGND; 15 kΩ input impedance; accepts full-scale signals to 50 kHz |
| 19 REF OUT | Reference output | 3.00 V ±10 mV buried Zener source; max 500 μA load; external capacitance limited to 50 pF |
| 18 AGND | Analog ground | Separate ground return for track-and-hold, DAC, and reference; must be star-connected to minimize noise coupling |
| 17 VDD | Positive supply | +5 V ±5% analog/digital supply rail; requires local 0.1 μF ceramic + 10 μF tantalum decoupling |
| 12 DGND | Digital ground | Ground return for logic interface; isolated from AGND except at single-point system ground |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic 12-bit ADC with T/H | Eliminates need for external sample-and-hold, reference buffer, or clock components-reduces BOM and layout complexity |
| Laser-trimmed internal clock | Guarantees 6.5–9 μs conversion time without external timing parts; supports override with external 2.5 MHz TTL clock |
| Three configurable data interfaces | Parallel 12-bit, two-byte, or serial output modes selectable via 12/8/CLK pin-enables flexible microprocessor/DSP integration |
| 72 dB SNR at 10 kHz | Validated dynamic performance for audio and baseband signal acquisition; meets requirements for 12-bit effective resolution |
| Bipolar ±3 V input with twos-complement coding | Direct interface to differential sensor outputs and op-amp stages without level-shifting; simplifies front-end design |
Applications
| Industrial Data Acquisition | DSP-Based Signal Processing |
|---|---|
|
Use Scenario: High-accuracy voltage monitoring in programmable logic controller (PLC) analog input modules operating at 100 kHz sampling rates. IC Role / Device Role / Timing Role: Primary ADC capturing ±3 V sensor outputs (e.g., strain gauges, RTDs) with synchronized CONVST triggering and BUSY/INT status signaling. Use Value: 72 dB SNR and ±1/2 LSB INL ensure <0.025% measurement error across 0°C–70°C; 57 ns access time enables direct connection to SHARC DSP HPI bus. |
Use Scenario: Real-time spectral analysis in vibration monitoring systems using fixed-point DSPs with parallel memory-mapped I/O. IC Role / Device Role / Timing Role: Standalone ADC feeding twos-complement 12-bit samples into DSP DMA engine via RD/CS strobes with precise 10 μs cycle timing. Use Value: Internal 3 V reference stability (±60 ppm/°C) maintains amplitude accuracy across ambient temperature swings; no external trimming required. |
| Test & Measurement Equipment | Medical Instrumentation |
|
Use Scenario: Digitizing calibrated analog waveforms in benchtop oscilloscopes and arbitrary waveform analyzers requiring 12-bit fidelity. IC Role / Device Role / Timing Role: Core sampling element with track-and-hold acquisition ≤2 μs, supporting full-power input signals up to 50 kHz without aliasing. Use Value: 70 dB SNR maintained over full temperature range ensures repeatable calibration traceability; 24-pin DIP allows socketed replacement during service. |
Use Scenario: ECG signal digitization in portable patient monitors where low power and bipolar input range match differential biopotential amplifiers. IC Role / Device Role / Timing Role: Low-noise ADC converting amplified ±3 V ECG leads with minimal external components-only decoupling caps needed. Use Value: 60 mW typical dissipation extends battery life; AGND/DGND separation reduces digital switching noise coupling into analog path. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7875JP | Unipolar 0 V to +5 V input range; straight-binary output; same package, timing, and reference | Requires level-shifting for bipolar signals; used in single-supply systems with unipolar sensors (e.g., thermistors) | Select AD7875JP only if input is strictly 0–5 V and twos-complement coding is not required |
| MAX195BCPP | 16-bit resolution; 100 kSPS; external reference required; SPI-only interface; 20-pin SOIC | Higher resolution but no internal reference or T/H; demands additional support circuitry and PCB area | Choose MAX195BCPP only when 16-bit precision outweighs added design complexity and cost |
Compared with AD7870JP, AD7875JP offers identical speed and packaging but lacks bipolar capability, while MAX195BCPP trades integration and ease-of-use for higher resolution and external flexibility-neither is pin-compatible, and both require layout changes and revised firmware interface logic.
Availability
AD7870JP is available at Aetrix Electronics and suitable for industrial data acquisition, test equipment, medical instrumentation, and DSP-based signal processing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7870JP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, serving industrial, automotive, communications, and healthcare markets.
The AD7870JP belongs to Analog Devices' legacy LC2MOS precision ADC product line, designed specifically for embedded data acquisition systems demanding monolithic integration, guaranteed dynamic performance, and simplified board-level implementation without external timing or reference components.
FAQ
What is the maximum input frequency the AD7870JP can accurately digitize?
The AD7870JP can convert full-power analog signals up to 50 kHz while maintaining 12-bit accuracy and specified SNR. This is enabled by its 2 μs track-and-hold acquisition time and 8 μs conversion time, resulting in a 10 μs total cycle. The track-and-hold's 0.1 dB bandwidth is typically 500 kHz, ensuring faithful capture of input transients within the Nyquist limit of its 100 kHz sampling rate. AD7870JP performance remains within datasheet limits up to this frequency under standard operating conditions.
Does the AD7870JP require external clock components?
No, the AD7870JP does not require external clock components. It features an on-chip laser-trimmed oscillator that delivers a stable 2.5 MHz clock, guaranteeing conversion times of 6.5–9 μs. The CLK pin may be tied to VSS to activate this internal clock. An external TTL-compatible clock can be applied to CLK if tighter timing control or synchronization with system clocks is needed-but no resistors, capacitors, or crystals are necessary for basic operation. AD7870JP achieves full functionality with only power supply decoupling capacitors.
How is the analog input range configured on the AD7870JP?
The AD7870JP has a fixed ±3 V bipolar analog input range, defined by its internal scaling network and reference. No external resistors or configuration pins alter this range-it is inherent to the AD7870JP silicon design. The input presents ≈15 kΩ impedance and accepts signals directly referenced to AGND. Unlike the AD7875 (0–5 V) or AD7876 (±10 V), the AD7870JP's input structure is optimized for differential sensor interfaces and op-amp outputs centered at 0 V. AD7870JP output coding is twos-complement, with 1 LSB = 1.46 mV.
Can the AD7870JP operate with a single +5 V supply?
No, the AD7870JP requires dual ±5 V supplies (VDD = +5 V, VSS = −5 V) for proper operation. Its internal track-and-hold amplifier, DAC, and comparator circuits depend on symmetric rails to handle the ±3 V input range and generate correct twos-complement output codes. Operating with only +5 V and ground will result in undefined behavior, failure to acquire negative inputs, or damage due to violation of absolute maximum ratings (VSS to AGND must be −0.3 V to −7 V). AD7870JP must be powered as specified: ±5 V ±5% with separate AGND and DGND connections.
What digital interface modes does the AD7870JP support?
The AD7870JP supports three mutually exclusive digital interface modes selected by the 12/8/CLK pin voltage: (1) +5 V → 12-bit parallel output only; (2) 0 V → byte or serial output with gated SCLK; (3) −5 V → byte or serial output with continuous SCLK. Parallel mode uses DB0–DB11 with RD/CS handshaking; byte mode uses HBEN to toggle between high/low bytes; serial mode uses SDATA, SCLK, and SSTRB with open-drain outputs requiring external pull-ups. All modes share the same BUSY/INT status signal and CONVST trigger. AD7870JP does not support I²C, SPI, or UART natively.
AD7870JP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7870JP FAQ
1.How can I place an order for AD7870JP through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7870JP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7870JP reliable?
The price and inventory of AD7870JP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7870JP is usually 5 days.
3.What payment methods are accepted for AD7870JP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7870JP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7870JP?
AD7870JP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7870JP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7870JP?
For technical support, including AD7870JP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7870JP requirements.
6.How does Aetrix verify that AD7870JP is sourced from the original manufacturer or authorized distributors?
All AD7870JP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7870JP meets industry standards.
7.What is the process for return or replacement of AD7870JP?
All AD7870JP units undergo pre-shipment inspection (PSI). If there is an issue with AD7870JP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7870JP part is unused and in its original packaging.
Return procedure for AD7870JP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7870JP Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

