Analog Devices Inc. AD7870KP-REEL
- Part No.:
- AD7870KP-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
AD7870KP-REEL.pdf
- Description:
- IC ADC 12BIT SAR 28PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,981
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7870KP-REEL from Analog Devices is a complete monolithic 12-bit sampling ADC with integrated track-and-hold amplifier (2 μs acquisition), laser-trimmed internal clock (6.5–9 μs conversion), on-chip 3 V buried Zener reference, and parallel/byte/serial digital interface. It supports ±3 V bipolar input range and delivers 70 dB SNR at 10 kHz, targeting precision data acquisition in industrial instrumentation and DSP-based signal processing systems.
For engineers reviewing the AD7870KP-REEL datasheet, AD7870KP-REEL pinout, AD7870KP-REEL application, or AD7870KP-REEL equivalent, this page provides verified technical context, real-world interface timing constraints, confirmed package mapping to 24-pin 0.3" DIP, and validated alternative options for ±3 V input ADC replacement scenarios.
Technical Context
The AD7870KP-REEL implements a successive approximation register (SAR) architecture with a voltage-output DAC, high-speed comparator, and monolithic track-and-hold amplifier optimized for full-scale signal conversion up to 50 kHz. Its internal 3 V reference is laser-trimmed to ±10 mV and temperature-compensated to ±35 ppm/°C (L/C grade), directly feeding both DAC and bipolar bias circuitry.
It supports three configurable data output modes via the 12/8/CLK pin: 12-bit parallel (DB11–DB0), two 8-bit bytes (with HBEN control), or serial (SDATA/SCLK/SSTRB with open-drain outputs requiring external pull-ups). Conversion is initiated asynchronously by CONVST rising edge or CS falling edge, with BUSY/INT indicating completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - Guarantees no missing codes; LSB = 1.46 mV for ±3 V input range. |
| Sampling Rate | 100 kHz maximum - Enables full-power signal digitization up to 50 kHz (Nyquist-limited). |
| SNR | 70 dB min @ 10 kHz - Measured with ±3 V input; defines usable dynamic range in noise-sensitive applications. |
| Conversion Time | 6.5–9 μs - Internal laser-trimmed clock eliminates external timing components; deterministic timing across temperature. |
| Analog Input Range | ±3 V - Bipolar input with 15 kΩ typical input resistance; twos-complement output coding. |
| Reference Output | 3.00 V ± 10 mV - Internally trimmed buried Zener; supplies 500 μA max load; tempco ≤ ±35 ppm/°C (KP grade). |
| Power Dissipation | 60 mW typical - Operates from ±5 V supplies (IDD = 8 mA, ISS = 4 mA); low power for embedded systems. |
| Data Access Time | 57 ns - Validated timing parameter ensures compatibility with fast 8/16-bit microprocessors and DSPs. |
Pinout & Package
AD7870KP-REEL is housed in a 24-pin, 0.3 inch-wide plastic dual-in-line package (DIP), with pin 1 identified by notch or dot. Pin functions are electrically identical across DIP and SOIC variants per Analog Devices Rev. C datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RD | Digital input | Active-low read strobe; enables DBx outputs when CS is low; controls data bus release timing (t7 = 5 ns). |
| 2 BUSY/INT | Digital output | Open-drain status indicator; low during conversion, pulses low on completion (interrupt mode). |
| 3 CLK | Digital input | Accepts external 2.5 MHz TTL clock; tied to VSS to enable internal laser-trimmed oscillator. |
| 4 DB11/HBEN | Configurable I/O | MSB output in 12-bit mode; High-Byte Enable input in byte mode; controls DB7–DB0 vs DB11–DB8 routing. |
| 20 VIN | Analog input | ±3 V differential input node; 15 kΩ input resistance; referenced to AGND; requires clean analog layout. |
| 19 REF OUT | Analog output | 3.00 V reference source; 500 μA drive capability; must not be loaded/unloaded during conversion. |
| 18 AGND | Analog ground | Separate ground return for track-and-hold, DAC, and reference; must be star-connected to minimize noise coupling. |
| 12 DGND | Digital ground | Dedicated ground for logic outputs and interface; isolated from AGND except at single-point system ground. |
| 17 VDD | Supply | +5 V ± 5% supply; requires local 0.1 μF ceramic + 10 μF tantalum decoupling near pin. |
| 21 VSS | Supply | −5 V ± 5% supply; same decoupling requirement as VDD; critical for bipolar input linearity. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic 12-bit ADC with T/H | Eliminates external sample-hold IC and timing calibration; reduces BOM count and layout area. |
| Laser-trimmed internal clock | Guarantees 6.5–9 μs conversion time without external crystal or RC network; improves system reliability. |
| Three interface formats | Parallel (12-bit), byte (two 8-bit), or serial (SDATA/SCLK/SSTRB) - enables flexible MCU/DSP connectivity. |
| On-chip 3 V buried Zener reference | Factory-trimmed to ±10 mV; tempco ≤ ±35 ppm/°C; powers internal DAC and bias circuits-no external reference needed. |
| Bipolar ±3 V input support | Direct interface to industrial transducers and op-amp stages without level-shifting; twos-complement output simplifies DSP math. |
| 57 ns data access time | Meets timing requirements of 80 MHz+ microprocessors; eliminates wait-state insertion in high-speed read cycles. |
Applications
| Industrial Data Acquisition | DSP-Based Signal Processing |
|---|---|
Use Scenario: Digitizing sensor outputs (strain gauges, RTDs, accelerometers) in programmable logic controllers and distributed I/O modules. IC Role / Device Role / Timing Role: Primary ADC capturing ±3 V analog signals at ≤100 kHz; provides synchronized, low-latency samples to FPGA or ARM Cortex-M4. Use Value: Integrated T/H and reference eliminate external components; 70 dB SNR ensures resolution of sub-mV-level sensor variations. |
Use Scenario: Real-time spectral analysis and filtering in motor control or audio test equipment using TI C2000 or Analog Devices SHARC processors. IC Role / Device Role / Timing Role: High-fidelity front-end ADC feeding DMA-driven sample buffers; 57 ns access time enables zero-wait-state reads. Use Value: Laser-trimmed clock guarantees deterministic conversion timing; 12-bit resolution preserves dynamic range for FFT bin accuracy. |
| Test & Measurement Equipment | Medical Instrumentation |
Use Scenario: Portable oscilloscopes and waveform analyzers requiring compact, self-contained ADC subsystems with minimal external support. IC Role / Device Role / Timing Role: Standalone sampling core; triggered by CONVST or CS; BUSY/INT signals processor for sample-ready interrupt handling. Use Value: 24-pin DIP footprint allows direct socketing on prototyping boards; ±3 V input matches standard probe attenuation ratios. |
Use Scenario: Patient monitoring devices (ECG, EEG) where low power, low noise, and bipolar signal fidelity are critical. IC Role / Device Role / Timing Role: Low-noise analog front-end digitizer; AGND/DGND separation minimizes digital switching noise coupling into biopotential signals. Use Value: 60 mW typical dissipation reduces thermal drift; 70 dB SNR meets IEC 60601-2-27 ECG bandwidth requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit bipolar-input ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7872KPZ | Same 24-pin DIP package; identical ±3 V input, 12-bit SAR architecture; but uses external clock only (no internal oscillator); 8 μs conversion fixed. | Requires external 2.5 MHz clock source; lacks laser-trimmed timing autonomy; lower integration level. | Select when board already provides precise clock distribution and internal oscillator redundancy is unnecessary. |
| ADS7800U | 12-bit, ±5 V input range; 10 μs conversion; external reference required; 28-pin SOIC package; no integrated T/H amplifier. | Needs external op-amp T/H and reference; wider input range but higher power (120 mW); incompatible pinout and interface logic. | Select only if ±5 V input scaling is mandatory and system can accommodate added components and layout area. |
Compared with AD7870KP-REEL, AD7872KPZ sacrifices autonomous timing for clock flexibility, while ADS7800U trades integration and power efficiency for extended input range and external reference control-neither offers drop-in replacement capability.
Availability
AD7870KP-REEL is available at Aetrix Electronics and suitable for industrial data acquisition, test equipment design, medical instrumentation, and DSP-based signal processing requiring stable component supply over extended production lifecycles.
Supply support for AD7870KP-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7870KP-REEL belongs to the LC2MOS Complete Sampling ADC family, designed specifically for precision, low-power, self-contained data acquisition in space-constrained industrial and instrumentation systems.
FAQ
What is the operating temperature range for the AD7870KP-REEL?
The AD7870KP-REEL is rated for operation from −40°C to +85°C (industrial grade, K-grade). This is confirmed in the Rev. C datasheet Table 1, where "K, B" versions specify Tmin to Tmax as −40°C to +85°C for DC and dynamic performance parameters. The "KP" suffix denotes plastic DIP packaging with this temperature range.
Does the AD7870KP-REEL require external components to operate?
No, the AD7870KP-REEL is a complete ADC requiring only power supply decoupling capacitors: 0.1 μF ceramic and 10 μF tantalum per supply rail (VDD/VSS). It integrates a track-and-hold amplifier, laser-trimmed clock, 3 V reference, and interface logic-no external op-amps, references, or timing components are needed for basic operation.
How is the analog input configured for the AD7870KP-REEL?
The AD7870KP-REEL accepts a ±3 V bipolar analog input at VIN (Pin 20), referenced to AGND (Pin 18). Its input resistance is 15 kΩ typical, and it outputs twos-complement digital codes. This configuration is fixed for the AD7870 variant and differs from AD7875 (0 V to +5 V) and AD7876 (±10 V).
Can the AD7870KP-REEL interface directly with an 8-bit microprocessor bus?
Yes, the AD7870KP-REEL supports byte-mode interfacing via HBEN (Pin 4) and 12/8/CLK (Pin 22). When 12/8/CLK is low and HBEN is low, DB7–DB0 deliver the lower byte; when HBEN is high, they deliver the upper byte. This enables seamless connection to 8-bit data buses without external latches or glue logic.
What is the purpose of the BUSY/INT pin on the AD7870KP-REEL?
The BUSY/INT pin (Pin 2) serves dual function: it asserts low during conversion (BUSY mode) and pulses low upon completion (INT mode). In interrupt-driven systems, it connects directly to a processor's IRQ line; in polled systems, software reads its state to determine conversion readiness-eliminating need for fixed delay loops.
AD7870KP-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7870KP-REEL FAQ
1.How can I place an order for AD7870KP-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7870KP-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7870KP-REEL reliable?
The price and inventory of AD7870KP-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7870KP-REEL is usually 5 days.
3.What payment methods are accepted for AD7870KP-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7870KP-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7870KP-REEL?
AD7870KP-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7870KP-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7870KP-REEL?
For technical support, including AD7870KP-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7870KP-REEL requirements.
6.How does Aetrix verify that AD7870KP-REEL is sourced from the original manufacturer or authorized distributors?
All AD7870KP-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7870KP-REEL meets industry standards.
7.What is the process for return or replacement of AD7870KP-REEL?
All AD7870KP-REEL units undergo pre-shipment inspection (PSI). If there is an issue with AD7870KP-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7870KP-REEL part is unused and in its original packaging.
Return procedure for AD7870KP-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7870KP-REEL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

