Analog Devices Inc. AD7872ANZ
- Part No.:
- AD7872ANZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
AD7872ANZ.pdf
- Description:
- IC ADC 14BIT SAR 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7872ANZ from Analog Devices is a complete monolithic 14-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold amplifier, 3 V buried Zener reference, and serial-only digital interface. It operates from ±5 V supplies, accepts bipolar ±3 V analog inputs, delivers 83 kSPS throughput, achieves 80 dB SNR at 10 kHz, and features 57 ns data access time. It is used in high-speed DSP servo control and spectrum analysis systems requiring precise sampling timing.
For engineers reviewing the AD7872ANZ datasheet, AD7872ANZ pinout, AD7872ANZ application, or AD7872ANZ equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, confirmed alternative options with functional differences, and supply support details for industrial embedded and signal processing designs.
Technical Context
The AD7872ANZ implements a self-contained LC2MOS SAR architecture with laser-trimmed internal 2 MHz clock-no external timing components required-and uses a high-speed track-and-hold amplifier acquiring to 14-bit accuracy in ≤2 μs. Its serial interface outputs 14-bit twos-complement data via SDATA, SCLK, and SSTRB pins with framing synchronized to falling SCLK edges.
It integrates a temperature-compensated 3 V buried Zener reference (±40 ppm/°C max, 2.98–3.02 V over temperature) decoupled at CREF with 10 nF to AGND, and supports bipolar input operation without external level-shifting circuitry. The device requires no external DAC, reference buffer, or clock generator to function as a standalone ADC subsystem.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit-guarantees no missing codes; enables 366 µV LSB step size for ±3 V full-scale range. |
| Throughput Rate | 83 kSPS-supports real-time acquisition of signals up to 41.5 kHz (Nyquist-limited), suitable for DSP servo loop closure. |
| SNR @ 10 kHz | 80 dB min-ensures clean digitization of audio-band and intermediate-frequency signals with low noise floor. |
| Reference Output | 3.00 V ±20 mV (25°C), ±40 ppm/°C-stable internal reference eliminates need for external precision voltage source. |
| Power Dissipation | 50 mW typ (±5 V supplies)-low power enables use in thermally constrained instrumentation and portable test equipment. |
| Conversion Time | 10.5–11 µs (internal clock)-deterministic latency critical for time-critical sampling in closed-loop control. |
| Analog Input Range | ±3 V bipolar-directly interfaces with op-amp output stages without gain/level-shift circuitry. |
Pinout & Package
AD7872ANZ is housed in a 16-pin plastic DIP (PDIP) package with 0.3-inch body width and through-hole mounting. Pin 1 is marked by a notch or dot; pins are numbered counterclockwise from top-left corner when viewed from top.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CONTROL | Serial Clock Mode Select | Determines SCLK continuity: 0 V = gated (stops after transmission); −5 V = continuous-enables synchronous system clocking. |
| 2 CONVST | Asynchronous Convert Start | Rising-edge triggers hold mode; defines exact sampling instant-essential for jitter-sensitive applications like spectrum analysis. |
| 3 CLK | External/Internal Clock Input | TTL-compatible; tie to VSS to enable internal 2 MHz oscillator-removes need for external crystal or clock IC. |
| 4 SSTRB | Serial Frame Strobe Output | Active-low pulse synchronizing 14-bit serial word; requires 4.7 kΩ pull-up-defines data validity window for host controller. |
| 5 SCLK | Serial Clock Output | Gated open-drain clock derived from ADC core clock; requires 2 kΩ pull-up-controls bit timing on SDATA line. |
| 6 SDATA | Serial Data Output | Three-state, MSB-first twos-complement stream valid on SCLK falling edge-compatible with standard shift-register interfaces. |
| 8 DGND | Digital Ground Reference | Separate return path for logic outputs; must be connected to system digital ground plane with low-inductance trace. |
| 9 & 16 VDD | +5 V Analog Supply | Both pins must be tied together and decoupled locally with 0.1 µF ceramic capacitor-ensures stable reference and comparator operation. |
| 11 CREF | Reference Decoupling Terminal | Connect 10 nF capacitor to AGND-critical for minimizing reference noise and maintaining 80 dB SNR performance. |
| 12 AGND | Analog Ground Reference | Isolated return for analog circuitry; must be star-connected to DGND at single point near device-prevents digital noise coupling. |
| 13 REFOUT | 3 V Reference Output | Provides up to 500 µA load current; max 50 pF capacitance allowed-use only for internal biasing unless externally buffered. |
| 14 VIN | Bipolar Analog Input | ±3 V full-scale range into 15 kΩ input impedance-accepts direct connection from op-amp drivers without attenuation. |
| 15 VSS | −5 V Analog Supply | Required for bipolar operation; decouple with 0.1 µF ceramic capacitor-ensures proper track-and-hold and comparator headroom. |
Key Features
| Feature | Design Value |
|---|---|
| Complete 14-bit ADC subsystem | Integrates SAR core, track-and-hold, 3 V Zener reference, and serial interface-eliminates 7+ external components in typical implementations. |
| Self-contained internal clock | Laser-trimmed 2 MHz oscillator enables immediate operation without external timing parts-reduces BOM count and layout complexity. |
| Twos-complement serial output | MSB-first 14-bit stream synchronized to SSTRB/SCLK-simplifies FPGA or microcontroller firmware with minimal state-machine logic. |
| Low-noise reference architecture | Buried Zener with 10 nF CREF decoupling achieves <10 µV RMS noise-preserves 80 dB SNR without external reference buffering. |
| Bipolar ±3 V input interface | No external level-shifting or gain resistors needed-direct compatibility with industrial sensor signal chains and op-amp front-ends. |
Applications
| Digital Signal Processing | High-Speed Modems |
|---|---|
Use Scenario: Real-time acquisition of baseband I/Q signals in software-defined radio receivers operating at 40+ kSPS. IC Role / Device Role / Timing Role: ADC sampling engine providing deterministic 12 µs conversion + acquisition cycle with sub-ns jitter via CONVST-triggered hold mode. Use Value: Enables accurate FFT-based spectral estimation up to 20 kHz with 80 dB dynamic range-critical for adjacent-channel interference rejection. |
Use Scenario: Digitizing analog modem line signals (V.34/V.90) for echo cancellation and adaptive equalization in DSL access concentrators. IC Role / Device Role / Timing Role: High-fidelity analog front-end ADC capturing 3.4 kHz POTS band with minimal harmonic distortion (−86 dB THD). Use Value: Maintains >30 dB carrier-to-noise ratio under nonlinear line conditions-directly improves modem link stability and data rate. |
| Spectrum Analysis | DSP Servo Control |
Use Scenario: Portable handheld spectrum analyzers requiring battery-efficient, high-resolution acquisition of RF downconverted IF signals. IC Role / Device Role / Timing Role: Precision sampling node delivering 83 kSPS with 80 dB SNR and low power (50 mW) for extended field operation. Use Value: Supports 1024-point FFT with <1 dB amplitude flatness across 0–41.5 kHz-enables accurate harmonic and intermodulation measurement. |
Use Scenario: Closed-loop position/velocity feedback in industrial motion controllers using resolver or encoder analog outputs. IC Role / Device Role / Timing Role: Real-time analog input conditioner converting ±3 V resolver sine/cosine signals into synchronized digital samples for angle computation. Use Value: 2 µs track-and-hold acquisition ensures <0.01° angular error at 1000 RPM-meets servo response and stability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 14-bit serial-output ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7870KN | 12-bit resolution, 100 kSPS, parallel-only interface, no internal reference-requires external 2.5 V reference and 16-bit bus. | Lower resolution limits dynamic range in spectrum analysis; parallel interface increases PCB routing complexity vs. AD7872ANZ's 3-wire serial. | Select AD7870KN only if higher speed outweighs resolution loss and system already supports wide parallel buses. |
| ADS8320U | 16-bit resolution, 100 kSPS, SPI-compatible serial interface, external reference required, 5 V single-supply operation. | Higher resolution improves servo control precision but demands external 4.096 V reference and careful noise management to achieve datasheet SNR. | Choose ADS8320U when 16-bit accuracy is mandatory and board space allows reference IC + decoupling; AD7872ANZ offers simpler integration. |
Compared with AD7872ANZ, AD7870KN trades resolution and interface flexibility for raw speed, while ADS8320U adds resolution and modern SPI compatibility at the cost of external reference dependency and tighter layout constraints-AD7872ANZ remains optimal for compact, self-contained 14-bit serial acquisition.
Availability
AD7872ANZ is available at Aetrix Electronics and suitable for digital signal processing, high-speed modems, spectrum analysis, and DSP servo control applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7872ANZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing facilities worldwide.
The AD7872ANZ belongs to Analog Devices' legacy high-speed precision ADC product line, engineered specifically for demanding real-time signal acquisition in industrial instrumentation, communications infrastructure, and automated test equipment where integration, timing fidelity, and dc/dynamic accuracy are co-critical.
FAQ
What is the maximum analog input frequency supported by the AD7872ANZ?
The AD7872ANZ supports full-power analog input signals up to 41.5 kHz, determined by its 83 kSPS throughput rate and Nyquist criterion. This is validated in the datasheet under "GENERAL DESCRIPTION" and confirmed by dynamic performance testing at 10 kHz input frequency with 80 dB SNR. The track-and-hold amplifier's 500 kHz 0.1 dB bandwidth ensures faithful capture of signals within this range without aliasing-induced distortion in properly filtered systems.
Does the AD7872ANZ require an external clock to operate?
No, the AD7872ANZ does not require an external clock. It features a built-in laser-trimmed 2 MHz oscillator activated by tying the CLK pin to VSS. This internal clock enables fully autonomous operation-no crystal, oscillator IC, or timing passive components are needed. External clocks are optional and accepted via the CLK pin for synchronization to system timing domains, but are not mandatory for basic functionality of the AD7872ANZ.
How is the serial data format structured on the AD7872ANZ?
The AD7872ANZ outputs a 14-bit twos-complement serial word, MSB-first, synchronized to the falling edge of SCLK and framed by the active-low SSTRB pulse. Data appears on SDATA during SCLK low periods and is latched by the host on SCLK falling edges. The CONTROL pin selects SCLK behavior: 0 V yields gated SCLK (active only during transmission), while −5 V enables continuous SCLK-both modes are fully compatible with standard shift-in registers used with the AD7872ANZ.
What is the purpose of the CREF pin on the AD7872ANZ?
The CREF pin on the AD7872ANZ is the dedicated decoupling terminal for the internal 3 V buried Zener reference. A 10 nF capacitor must be connected between CREF and AGND to suppress high-frequency noise and maintain the specified 80 dB SNR performance. This capacitor is not optional-it is explicitly required in the datasheet's "INTERNAL REFERENCE" section and directly impacts reference stability, THD, and overall ADC accuracy in the AD7872ANZ.
Can the AD7872ANZ operate with unipolar input signals?
Yes, the AD7872ANZ can operate with unipolar inputs using an external offset circuit. Figure 14 in the datasheet shows a standard configuration where the internal REFOUT (3 V) biases the analog input to shift the ±3 V bipolar range to 0–6 V. With appropriate resistor scaling (e.g., R3/R4), input ranges of 0–5 V or 0–10 V are achievable. The output remains twos-complement and can be converted to straight binary by inverting the MSB-this unipolar mode is fully supported and characterized for the AD7872ANZ.
AD7872ANZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 83k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7872ANZ FAQ
1.How can I place an order for AD7872ANZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7872ANZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7872ANZ reliable?
The price and inventory of AD7872ANZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7872ANZ is usually 5 days.
3.What payment methods are accepted for AD7872ANZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7872ANZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7872ANZ?
AD7872ANZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7872ANZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7872ANZ?
For technical support, including AD7872ANZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7872ANZ requirements.
6.How does Aetrix verify that AD7872ANZ is sourced from the original manufacturer or authorized distributors?
All AD7872ANZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7872ANZ meets industry standards.
7.What is the process for return or replacement of AD7872ANZ?
All AD7872ANZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7872ANZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7872ANZ part is unused and in its original packaging.
Return procedure for AD7872ANZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7872ANZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

