Analog Devices Inc. AD7872BR
- Part No.:
- AD7872BR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7872BR.pdf
- Description:
- IC ADC 14BIT SAR 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,609
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7872BR from Analog Devices is a complete monolithic 14-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold amplifier, 3 V buried Zener reference, and serial-only digital interface. It operates from ±5 V supplies, accepts bipolar ±3 V analog inputs, delivers 83 kSPS throughput, achieves 80 dB SNR at 10 kHz, and features 57 ns data access time - enabling high-fidelity signal acquisition in DSP-based instrumentation and communications systems.
For engineers reviewing the AD7872BR datasheet, AD7872BR pinout, AD7872BR application, or AD7872BR equivalent, key selection considerations include its serial-only output architecture (SCLK/SSTRB/SDATA), internal 2 MHz clock option, ±3 V bipolar input range, 16-pin SOIC package, and compatibility with microprocessor- and standalone timing-critical sampling systems.
Technical Context
The AD7872BR implements a self-contained LC2MOS SAR architecture with laser-trimmed internal clock, eliminating external timing components. Its track-and-hold acquires to 14-bit accuracy in ≤2 μs, and conversion completes in ≤11 μs using the internal oscillator.
All dynamic performance - including 80 dB SNR, −86 dB THD, and −86 dB IMD - is specified across temperature for ±3 V full-scale sine-wave inputs up to 41.5 kHz, with dc accuracy guaranteed by ±1 LSB integral nonlinearity and ±12 LSB gain/zero error.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - guarantees no missing codes; supports 16384 discrete levels over ±3 V input range. |
| Throughput Rate | 83 kSPS - enables real-time capture of signals up to ~41.5 kHz (Nyquist-limited) without aliasing. |
| SNR @ 10 kHz | 80 dB min - ensures ≥13.3 effective bits for clean spectral analysis and high-fidelity digitization. |
| Input Range | ±3 V bipolar - directly interfaces with op-amp conditioned sensor or audio signals without external level shifting. |
| Power Dissipation | 50 mW typ - enables low-thermal-load integration in dense mixed-signal PCB layouts. |
| Reference Output | 3.00 V ±10 mV - stable on-chip Zener reference usable for external circuit biasing or calibration. |
| Serial Interface | SSTRB/SCLK/SDATA - three-wire synchronous serial output compatible with standard logic-level microcontrollers. |
Pinout & Package
AD7872BR is housed in a 16-pin small-outline integrated circuit (SOIC) package with gull-wing leads, 1.27 mm pitch, and JEDEC MS-012AC footprint. Pin 1 is marked with a dot or bevel; pins are numbered counterclockwise from pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CONTROL | Serial Clock Mode Select | 0 V = gated SCLK; −5 V = continuous SCLK - determines serial framing behavior for host synchronization. |
| 2 CONVST | Convert Start Trigger | Rising-edge asynchronous command initiates hold mode and conversion - enables precise jitter-controlled sampling. |
| 3 CLK | Internal/External Clock Enable | Tied to VSS to activate internal 2 MHz oscillator; accepts external TTL clock for system-level timing alignment. |
| 4 SSTRB | Serial Frame Strobe | Active-low open-drain output pulses once per 14-bit frame - defines serial data window for host sampling. |
| 5 SCLK | Serial Clock Output | Gated or continuous open-drain clock derived from ADC core - requires 2 kΩ pull-up for valid logic levels. |
| 6 SDATA | Serial Data Output | Three-state open-drain bitstream - data valid on falling SCLK edge when SSTRB is low; needs 4.7 kΩ pull-up. |
| 8 DGND | Digital Ground Reference | Return path for all digital I/O; must be isolated from AGND except at single-point star ground to minimize noise coupling. |
| 9,16 VDD | +5 V Analog Supply | Positive supply for analog core and reference; pins 9 and 16 must be shorted externally and decoupled locally. |
| 11 CREF | Reference Decoupling Node | Connect 10 nF capacitor to AGND here - critical for minimizing reference noise and ensuring dc/dc accuracy. |
| 12 AGND | Analog Ground Reference | Return path for analog circuitry and reference; physically separated from DGND to preserve SNR performance. |
| 13 REFOUT | 3 V Reference Output | Stable buffered Zener output; drives ≤500 μA load - usable as precision bias for external front-end stages. |
| 14 VIN | Analog Input Terminal | ±3 V differential input range relative to AGND; 15 kΩ input impedance - accepts direct connection to transducer outputs. |
| 15 VSS | −5 V Analog Supply | Negative supply for analog core; must be decoupled with low-ESR capacitor near pin to suppress switching noise. |
Key Features
| Feature | Design Value |
|---|---|
| Complete Monolithic ADC | Integrates SAR core, track-and-hold, 3 V Zener reference, and serial interface - eliminates external DAC, comparator, or clock ICs. |
| Self-Contained Timing | Internal laser-trimmed 2 MHz oscillator removes need for external crystal or clock generator - reduces BOM and layout complexity. |
| Bipolar Input Support | ±3 V input range with twos-complement coding - simplifies interfacing to AC-coupled sensors, audio paths, and industrial transducers. |
| Low-Power Operation | 50 mW typical dissipation at 83 kSPS - enables use in thermally constrained embedded systems without forced cooling. |
| Dynamic Performance Specified | Full SNR, THD, and IMD specs validated from DC to 41.5 kHz - provides confidence for spectrum analysis and communication applications. |
Applications
| High-Speed Modem Front-End | DSP-Based Servo Control |
|---|---|
|
Use Scenario: Digitizing baseband I/Q signals in V.34/V.90 modem receivers prior to digital filtering and demodulation. IC Role / Device Role / Timing Role: High-fidelity 14-bit sampling ADC with precise CONVST-triggered acquisition synchronized to symbol clock. Use Value: 80 dB SNR and −86 dB THD preserve modulation constellation integrity, enabling reliable 33.6 kbps data recovery under noisy line conditions. |
Use Scenario: Closed-loop position/velocity feedback sampling in motor control systems using TI TMS320C25 or ADSP-2100 DSPs. IC Role / Device Role / Timing Role: Serial-output ADC providing deterministic latency via SSTRB-framed data for real-time PID computation. Use Value: 57 ns serial data access and 83 kSPS throughput support sub-microsecond control loop updates at 20 kHz PWM frequencies. |
| Spectrum Analyzer Input Stage | Speech Recognition Preprocessing |
|
Use Scenario: Capturing wideband RF downconverted signals for FFT-based spectral display and harmonic distortion measurement. IC Role / Device Role / Timing Role: Precision ADC with low-noise 3 V reference and 2 μs track/hold acquisition enabling accurate amplitude/frequency domain analysis. Use Value: 80 dB SNR and −86 dB IMD allow detection of spurious tones ≥80 dB below carrier, meeting IEEE 1057 resolution requirements. |
Use Scenario: Digitizing microphone or codec output for LPC/cepstral feature extraction in embedded voice recognition engines. IC Role / Device Role / Timing Role: Low-power 14-bit ADC delivering clean audio samples with minimal quantization noise for MFCC computation. Use Value: 50 mW power and 80 dB SNR enable battery-operated speech capture with >45 dB voice-to-noise ratio in portable devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 14-bit serial-output ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7871BR | Parallel + serial + byte output modes; 28-pin PDIP/PLCC/CERDIP; requires 14/8/CLK pin configuration. | Supports 8-bit microcontrollers via byte interface; higher pin count increases PCB area and routing complexity. | Select AD7871BR only if parallel or byte-mode interfacing is required; AD7872BR is preferred for minimal serial-only designs. |
| ADS8320U | 16-bit resolution; SPI-compatible serial interface; single +5 V supply; 100 kSPS; no internal reference. | Requires external reference and level-shifting for ±3 V inputs; higher resolution trades off against SNR (84 dB vs. 80 dB) and cost. | Choose ADS8320U when 16-bit precision outweighs bipolar input convenience and internal reference benefits of AD7872BR. |
Compared with AD7871BR and ADS8320U, the AD7872BR uniquely combines monolithic bipolar ±3 V input handling, integrated 3 V reference, and dedicated serial interface in a compact 16-pin SOIC - reducing component count and layout effort for cost-sensitive, space-constrained DSP acquisition systems.
Availability
AD7872BR is available at Aetrix Electronics and suitable for high-speed modem design, DSP servo control, spectrum analysis instrumentation, and speech recognition preprocessing requiring stable component supply and long-term production continuity.
Supply support for AD7872BR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide.
The AD7872BR belongs to Analog Devices' legacy high-speed precision ADC product line, engineered specifically for demanding digital signal processing applications where monolithic integration, dynamic performance, and bipolar input capability are essential.
FAQ
What is the maximum analog input frequency supported by the AD7872BR?
The AD7872BR supports full-power analog input signals up to 41.5 kHz while maintaining specified dynamic performance, including 80 dB SNR and −86 dB THD. This limit arises from the Nyquist criterion applied to its 83 kSPS throughput rate, making it suitable for audio-band and baseband communication signal digitization. The track-and-hold amplifier's 500 kHz 0.1 dB bandwidth ensures faithful capture of these frequencies without slew-induced distortion.
Does the AD7872BR require external clock components for operation?
No, the AD7872BR does not require external clock components. It features an internal laser-trimmed 2 MHz oscillator activated by tying the CLK pin to VSS. This self-contained timing eliminates crystals, oscillators, or RC networks, reducing bill-of-materials cost and board space. An external TTL-compatible clock may be applied to CLK if system-level synchronization is needed, but it is optional - the internal clock meets all datasheet timing specifications.
How is the serial interface of the AD7872BR configured and timed?
The AD7872BR uses a three-wire serial interface: SSTRB (active-low frame strobe), SCLK (gated or continuous clock output), and SDATA (serial data output). Data is valid on the falling edge of SCLK when SSTRB is low. The CONTROL pin selects SCLK behavior: 0 V enables gated operation (SCLK active only during transmission), while −5 V enables continuous SCLK. External 4.7 kΩ pull-ups on SSTRB/SDATA and a 2 kΩ pull-up on SCLK are mandatory for proper logic levels.
Can the AD7872BR operate with unipolar input signals?
Yes, the AD7872BR supports unipolar operation via external circuitry. Its REFOUT pin provides a stable 3.00 V reference that can offset the analog input stage - for example, using a resistive divider and op-amp to shift a 0 V to +5 V input into the ADC's ±3 V range. Figure 14 in the AD7872BR datasheet shows a verified unipolar interface circuit. The output remains twos-complement; unipolar data requires MSB inversion in firmware to yield straight binary format.
What are the grounding and decoupling requirements for optimal AD7872BR performance?
Optimal AD7872BR performance requires strict separation of AGND and DGND, joined only at a single-point star ground near the device. AGND handles analog core and reference return; DGND serves digital I/O. A 10 nF capacitor must connect CREF to AGND to stabilize the internal reference. Each supply (VDD, VSS) requires local 0.1 μF ceramic + 10 μF tantalum decoupling. REFOUT loads must be ≤50 pF; external buffering is needed for larger capacitive loads to prevent reference instability.
AD7872BR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 83k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7872BR FAQ
1.How can I place an order for AD7872BR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7872BR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7872BR reliable?
The price and inventory of AD7872BR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7872BR is usually 5 days.
3.What payment methods are accepted for AD7872BR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7872BR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7872BR?
AD7872BR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7872BR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7872BR?
For technical support, including AD7872BR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7872BR requirements.
6.How does Aetrix verify that AD7872BR is sourced from the original manufacturer or authorized distributors?
All AD7872BR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7872BR meets industry standards.
7.What is the process for return or replacement of AD7872BR?
All AD7872BR units undergo pre-shipment inspection (PSI). If there is an issue with AD7872BR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7872BR part is unused and in its original packaging.
Return procedure for AD7872BR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7872BR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

