Analog Devices Inc. AD7872JN
- Part No.:
- AD7872JN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
AD7872JN.pdf
- Description:
- IC ADC 14BIT SAMPLING 16-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7872JN from Analog Devices is a complete monolithic 14-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold amplifier, 3 V buried Zener reference, and serial-only digital interface. It operates from ±5 V supplies, accepts bipolar ±3 V analog inputs, delivers 83 kSPS throughput, achieves 80 dB SNR at 10 kHz, and features 57 ns data access time. It is used in high-speed DSP servo control and spectrum analysis systems requiring precise timing and low-noise conversion.
For engineers reviewing the AD7872JN datasheet, AD7872JN pinout, AD7872JN application, or AD7872JN equivalent, key selection considerations include its serial-only output architecture, ±5 V dual-supply requirement, 16-pin PDIP/CERDIP/SOIC package compatibility, and guaranteed 14-bit no-missing-codes performance across 0°C to +70°C.
Technical Context
The AD7872JN implements a self-contained LC2MOS SAR architecture with laser-trimmed internal 2 MHz clock, eliminating external timing components. Its track-and-hold acquires signals to 14-bit accuracy in ≤2 μs, and conversion time is fixed at 10.5 μs (internal clock) or 10 μs (external clock).
All dynamic specifications-including 80 dB SNR, −86 dB THD, and −86 dB IMD-are fully characterized at 10 kHz input frequency and 83 kSPS sampling rate. The on-chip 3 V reference exhibits ±40 ppm/°C tempco and supports up to 500 μA load, with CREF requiring a mandatory 10 nF decoupling capacitor to AGND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with guaranteed no missing codes-ensures monotonicity and full-scale linearity for precision measurement. |
| Sampling Rate | 83 kSPS maximum throughput-supports real-time acquisition of audio-band and control-loop signals. |
| SNR | 80 dB min at 10 kHz-enables high-fidelity digitization of spectral content without quantization-dominated noise floor. |
| Analog Input Range | ±3 V bipolar-directly interfaces with industrial sensor outputs and op-amp signal chains without level-shifting. |
| Power Dissipation | 50 mW typical (95 mW max)-suitable for thermally constrained embedded systems with dual ±5 V rails. |
| Data Interface | Serial-only (SSTRB/SCLK/SDATA)-reduces PCB routing complexity versus parallel ADCs; requires external pull-ups per pin. |
| Reference Output | 3.00 V ±10 mV (±40 ppm/°C)-provides stable, temperature-compensated bias for external circuitry or calibration. |
Pinout & Package
AD7872JN is packaged in a 16-pin plastic DIP (PDIP) with standard through-hole mounting. Pin assignments are validated per Analog Devices Rev. F datasheet Figure 8 and Table 6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CONTROL | Serial clock gating control | Determines SCLK continuity: 0 V = gated (stops after transmission), −5 V = continuous-enables synchronous or burst-mode serial readout. |
| 2 CONVST | Asynchronous conversion trigger | Rising-edge initiates hold mode; required for precise sampling jitter control in time-critical applications. |
| 3 CLK | External clock input / oscillator enable | Tied to VSS enables internal 2 MHz clock; external TTL clock overrides for system synchronization. |
| 4 SSTRB | Active-low serial framing pulse | Three-state output; must be pulled up externally with 4.7 kΩ-defines start of valid SDATA window. |
| 5 SCLK | Gated serial clock output | Open-drain; requires 2 kΩ pull-up-clocks SDATA on falling edge; timing defined by t11–t14 in datasheet. |
| 6 SDATA | Three-state serial data output | Valid on falling SCLK edge when SSTRB low; requires 4.7 kΩ pull-up-delivers 14-bit twos-complement stream MSB-first. |
| 8 DGND | Digital ground return | Separate from AGND to minimize digital switching noise coupling into analog path. |
| 9 & 16 VDD | +5 V analog supply | Both pins must be connected together and decoupled locally-powers reference, DAC, and analog core. |
| 11 CREF | Reference decoupling node | Connect 10 nF capacitor to AGND-critical for minimizing reference noise and ensuring DC accuracy. |
| 12 AGND | Analog ground reference | Star-point connection for VIN, REFOUT, CREF-maintains integrity of 14-bit LSB (366 μV) resolution. |
| 13 REFOUT | 3 V reference output | Supplies up to 500 μA; max 50 pF capacitive load-must be isolated from noisy digital traces. |
| 14 VIN | Bipolar analog input | ±3 V range into 15 kΩ impedance-accepts direct connection from instrumentation amplifiers or transducer buffers. |
| 15 VSS | −5 V analog supply | Required for bipolar operation; decoupling essential to prevent common-mode error in track-and-hold stage. |
Key Features
| Feature | Design Value |
|---|---|
| Complete monolithic ADC | No external DAC, reference, or clock components required-reduces BOM count and layout area. |
| Twos-complement coding | Native signed integer output format-simplifies DSP arithmetic and eliminates software sign-extension overhead. |
| Self-contained internal clock | Laser-trimmed 2 MHz oscillator-eliminates crystal, capacitors, and clock distribution routing. |
| Low power consumption | 50 mW typical at 83 kSPS-enables use in fanless industrial controllers and portable test equipment. |
| Guaranteed 14-bit linearity | ±1 LSB integral nonlinearity max-ensures accurate representation of small-signal dynamics in closed-loop feedback. |
Applications
| Digital Signal Processing | High-Speed Modems |
|---|---|
Use Scenario: Real-time FIR filtering and FFT computation in telecom baseband processors. IC Role / Device Role / Timing Role: ADC front-end capturing baseband I/Q signals at Nyquist rate with minimal aperture jitter. Use Value: 80 dB SNR and −86 dB THD preserve modulation constellation integrity for QAM-64 and higher schemes. | Use Scenario: Analog line interface card digitizing voiceband signals for V.34/V.90 modem encoding. IC Role / Device Role / Timing Role: High-fidelity sampling of 0–4 kHz POTS channel with precise timing alignment to symbol clock. Use Value: 14-bit resolution and 83 kSPS throughput meet ITU-T G.711 PCM requirements with margin. |
| Spectrum Analysis | DSP Servo Control |
Use Scenario: Portable RF spectrum analyzer capturing 0–20 kHz audio harmonics and EMI signatures. IC Role / Device Role / Timing Role: Acquisition engine feeding real-time FFT engine; synchronized via CONVST to external trigger. Use Value: 2 μs track/hold acquisition time ensures accurate capture of transient spectral events without smearing. | Use Scenario: Motor position feedback loop in industrial CNC drive using resolver or encoder analog outputs. IC Role / Device Role / Timing Role: Closed-loop ADC measuring current/voltage feedback at servo update rate. Use Value: Bipolar ±3 V input directly interfaces with isolation amplifiers; 57 ns data access enables tight PID loop timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 14-bit serial-output ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7872KN | Same architecture and pinout; rated for −40°C to +85°C industrial temperature range vs. AD7872JN's 0°C to +70°C. | Required for extended-temperature industrial environments where ambient exceeds 70°C. | Select AD7872KN when operating outside commercial temperature limits; otherwise AD7872JN suffices. |
| ADS8320U | 16-bit SAR ADC with SPI interface, 100 kSPS, single +5 V supply; no internal reference-requires external 2.5 V ref. | Higher resolution but lacks integrated reference and bipolar input; suited for unipolar sensor monitoring. | Choose ADS8320U only if 16-bit resolution is mandatory and system can accommodate external reference and level-shifting. |
Compared with AD7872KN, AD7872JN offers lower cost and sufficient thermal margin for office/lab equipment; compared with ADS8320U, AD7872JN provides simpler system integration via on-chip reference and true bipolar input, albeit at 14-bit resolution.
Availability
AD7872JN is available at Aetrix Electronics and suitable for digital signal processing, high-speed modems, and DSP servo control applications requiring stable component supply over extended production lifecycles.
Supply support for AD7872JN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD787x family was designed specifically for high-speed, high-accuracy data acquisition in real-time DSP systems-emphasizing integrated functionality, low power, and robust dynamic performance in ±5 V systems.
FAQ
What is the maximum sampling rate supported by the AD7872JN?
The AD7872JN supports a maximum throughput rate of 83 kSPS, achieved using its internal 2 MHz clock. This rate is guaranteed across the full 0°C to +70°C operating temperature range and is limited by the 10.5 μs conversion time plus track-and-hold acquisition. External clocking at 2 MHz yields identical performance, with timing parameters fully specified in Table 2 of the Rev. F datasheet.
Does the AD7872JN require external components to operate?
The AD7872JN requires only three external components for basic operation: a 10 nF capacitor between CREF and AGND, a 4.7 kΩ pull-up resistor on SSTRB, and a 2 kΩ pull-up resistor on SCLK. SDATA also requires a 4.7 kΩ pull-up. No external reference, DAC, or clock source is needed-the AD7872JN integrates a laser-trimmed 2 MHz oscillator and 3 V buried Zener reference.
Can the AD7872JN interface directly with a microcontroller using SPI?
The AD7872JN does not implement a standard SPI protocol. Its serial interface uses three dedicated lines-SSTRB (frame strobe), SCLK (gated clock), and SDATA (MSB-first twos-complement data)-with timing defined by t10–t14 in the datasheet. While functionally similar, it requires custom GPIO bit-banging or timer-driven firmware, not hardware SPI peripheral configuration.
What is the analog input impedance of the AD7872JN?
The AD7872JN analog input exhibits a typical impedance of 15 kΩ, as specified in the "Analog Input" section of the Rev. F datasheet. This value is consistent across the ±3 V input range and is independent of sampling state. For optimal linearity and settling, driving sources should have output impedance significantly below 15 kΩ, and anti-alias filtering must account for this loading effect.
How is the reference voltage stabilized on the AD7872JN?
The AD7872JN stabilizes its internal 3 V buried Zener reference via the CREF pin, which must be decoupled to AGND with a 10 nF capacitor. This capacitor minimizes high-frequency noise and ensures stable reference operation during conversion cycles. REFOUT provides the buffered 3 V output, rated for up to 500 μA load, with a maximum recommended capacitance of 50 pF on the REFOUT pin itself.
AD7872JN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 83k
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- -
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7872JN FAQ
1.How can I place an order for AD7872JN through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7872JN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7872JN reliable?
The price and inventory of AD7872JN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7872JN is usually 5 days.
3.What payment methods are accepted for AD7872JN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7872JN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7872JN?
AD7872JN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7872JN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7872JN?
For technical support, including AD7872JN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7872JN requirements.
6.How does Aetrix verify that AD7872JN is sourced from the original manufacturer or authorized distributors?
All AD7872JN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7872JN meets industry standards.
7.What is the process for return or replacement of AD7872JN?
All AD7872JN units undergo pre-shipment inspection (PSI). If there is an issue with AD7872JN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7872JN part is unused and in its original packaging.
Return procedure for AD7872JN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7872JN Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

