Analog Devices Inc. AD7872JNZ
- Part No.:
- AD7872JNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
AD7872JNZ.pdf
- Description:
- IC ADC 14BIT SAR 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,241
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7872JNZ from Analog Devices is a complete monolithic 14-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold amplifier, 3 V buried Zener reference, and serial-only digital interface. It operates from ±5 V supplies, accepts ±3 V bipolar analog inputs, achieves 80 dB SNR at 10 kHz, delivers 57 ns data access time, and supports 83 kSPS throughput. It is used in high-speed DSP servo control and spectrum analysis systems requiring precise timing and low-noise conversion.
For engineers reviewing the AD7872JNZ datasheet, AD7872JNZ pinout, AD7872JNZ application, or AD7872JNZ equivalent, this page provides verified technical context, real-world interface constraints, confirmed dynamic and DC specifications, package-validated terminal functions, and two rigorously cross-checked alternative parts for serial-output 14-bit sampling ADCs in industrial temperature range designs.
Technical Context
The AD7872JNZ implements a self-contained LC2MOS SAR architecture with laser-trimmed internal 2 MHz clock-no external timing components required-and uses twos-complement coding for bipolar input representation. Its track-and-hold acquires to 14-bit accuracy in ≤2 μs, enabling full-scale signal conversion up to 41.5 kHz while maintaining 80 dB SNR.
All digital outputs (SSTRB, SCLK, SDATA) are three-state, open-drain (SCLK/SDATA) or active-low (SSTRB), requiring external pull-up resistors (4.7 kΩ on SSTRB/SDATA, 2 kΩ on SCLK). The internal 3 V reference is accessible at REFOUT with ±40 ppm/°C tempco and 500 μA load capability, decoupled via 10 nF capacitor at CREF to AGND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - guarantees no missing codes; LSB = 366 μV for ±3 V input range |
| SNR @ 10 kHz | 80 dB min - enables clean digitization of audio-band and IF signals in DSP applications |
| Throughput Rate | 83 kSPS - determined by 10.5–11 μs conversion time + ≤2 μs track/hold acquisition |
| Reference Output | 3.00 V ±10 mV @ +25°C, ±40 ppm/°C - stable internal reference eliminates need for external voltage reference |
| Power Dissipation | 50 mW typ (95 mW max) - low power enables use in thermally constrained embedded systems |
| Analog Input Range | ±3 V - fully differential bipolar input compatible with op-amp front-ends without level-shifting |
| Digital Interface | Serial-only (SSTRB/SCLK/SDATA) - requires external pull-ups; data valid on SCLK falling edge when SSTRB low |
Pinout & Package
AD7872JNZ is housed in a 16-pin plastic DIP (PDIP) package with 0.3-inch body width and through-hole mounting. Pin 1 is CONTROL; pins 7 and 10 are NC; pins 9 and 16 are both VDD and must be connected together externally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CONTROL | Selects SCLK continuity: −5 V → continuous SCLK; 0 V → gated SCLK (three-state after transmission) |
| 2 | CONVST | Asynchronous convert-start trigger; rising edge initiates hold mode and conversion sequence |
| 3 | CLK | External TTL clock input or tie to VSS to enable internal 2 MHz oscillator |
| 4 | SSTRB | Active-low serial framing pulse; open-drain output requiring 4.7 kΩ pull-up to VDD |
| 5 | SCLK | Gated serial clock output; open-drain, requires 2 kΩ pull-up; data valid on falling edge |
| 6 | SDATA | Three-state serial data output; open-drain, requires 4.7 kΩ pull-up; synchronized to SCLK/SSTRB |
| 8 | DGND | Digital ground return - must be isolated from AGND except at single-point star connection |
| 9 & 16 | VDD | +5 V ±5% analog supply - pins 9 and 16 are internally separate but externally tied together |
| 11 | CREF | On-chip reference decoupling node - connect 10 nF capacitor to AGND for noise reduction |
| 12 | AGND | Analog ground reference - critical for reference stability and SNR performance |
| 13 | REFOUT | 3 V reference output - capable of sourcing/sinking up to 500 μA; max 50 pF capacitance allowed |
| 14 | VIN | Bipolar analog input - ±3 V range, 15 kΩ input impedance, referenced to AGND |
| 15 | VSS | −5 V ±5% analog supply - powers internal comparator, DAC, and track-and-hold |
Key Features
| Feature | Design Value |
|---|---|
| Complete monolithic ADC | Integrates track-and-hold, 14-bit SAR, 3 V Zener reference, and serial interface - zero external components needed beyond decoupling caps and pull-ups |
| Self-contained clock | Laser-trimmed 2 MHz internal oscillator eliminates external crystal/clock generator, reducing BOM and layout complexity |
| Low-noise dynamic performance | 80 dB SNR and −86 dB THD at 10 kHz enable high-fidelity signal capture in spectrum analyzers and modems |
| Bipolar input support | ±3 V input range with twos-complement coding simplifies interfacing to op-amp-based sensor front-ends without level-shifting circuitry |
| Industrial temperature grade | J-grade (0°C to +70°C) operation ensures reliability in commercial and light-industrial environments without derating |
Applications
| Digital Signal Processing | High-Speed Modems |
|---|---|
Use Scenario: Real-time acquisition of baseband I/Q signals in software-defined radio receivers. IC Role / Device Role / Timing Role: ADC sampling engine providing synchronized 14-bit digitization at 83 kSPS with minimal aperture jitter. Use Value: 80 dB SNR preserves signal integrity across 10 kHz bandwidth, enabling accurate FFT-based channel estimation. |
Use Scenario: Analog front-end digitization in V.34/V.90 modem chipsets for line echo cancellation. IC Role / Device Role / Timing Role: High-linearity serial-output ADC capturing transmit/receive analog waveforms with precise sample timing. Use Value: −86 dB THD prevents harmonic distortion from corrupting adaptive filter convergence during training sequences. |
| Spectrum Analysis | DSP Servo Control |
Use Scenario: Input stage of portable handheld spectrum analyzers measuring RF downconverted to IF band. IC Role / Device Role / Timing Role: Bipolar-input ADC converting ±3 V IF signals with calibrated reference for amplitude accuracy. Use Value: Internal 3 V reference (±10 mV tolerance, ±40 ppm/°C) ensures consistent dBm scaling across operating temperature. |
Use Scenario: Position feedback digitization in closed-loop motor drives using resolvers or LVDTs. IC Role / Device Role / Timing Role: Low-latency ADC delivering position data to DSP at deterministic 83 kSPS intervals. Use Value: 57 ns data access time and 10.5 μs conversion enable tight servo loop timing margins in real-time control firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial-output 14-bit sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7870JN | 12-bit resolution, 100 kSPS, same 16-pin PDIP package and serial interface (SSTRB/SCLK/SDATA), but lacks internal reference - requires external 3 V reference | Lower resolution limits dynamic range in wideband spectrum analysis; suitable only where 12-bit precision suffices | Choose AD7870JN only if system already provides a stable 3 V reference and 12-bit accuracy meets SNR requirements. |
| ADS8320EB/2K5 | 16-bit resolution, SPI-compatible serial interface, 100 kSPS, ±5 V supplies, but no internal reference and requires external REF input | Higher resolution improves quantization noise floor but demands careful external reference design and layout for 16-bit performance | Choose ADS8320EB/2K5 only when 16-bit precision is mandatory and board space allows for precision external reference circuitry. |
Compared with AD7872JNZ, AD7870JN trades 2 bits of resolution for higher speed and lower cost but removes reference integration, while ADS8320EB/2K5 adds 2 bits and speed but shifts reference design burden to the system - AD7872JNZ uniquely balances 14-bit fidelity, integrated reference, and proven industrial reliability in a drop-in PDIP footprint.
Availability
AD7872JNZ is available at Aetrix Electronics and suitable for digital signal processing, high-speed modems, and spectrum analysis applications requiring stable component supply, long-term obsolescence management, and traceable sourcing for legacy industrial systems.
Supply support for AD7872JNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision measurement and control.
The AD787x family was designed specifically for high-speed, high-accuracy data acquisition in DSP-centric systems - emphasizing integrated references, low-noise analog front-ends, and flexible serial interfaces to reduce system-level design complexity.
FAQ
What is the operating temperature range for the AD7872JNZ?
The AD7872JNZ is rated for the commercial temperature range of 0°C to +70°C. This J-grade specification ensures guaranteed performance across typical office, laboratory, and light-industrial ambient conditions without thermal derating. The device's internal 3 V reference maintains ±40 ppm/°C stability over this range, and all dynamic parameters-including 80 dB SNR and −86 dB THD-are validated across the full span. No additional heatsinking or airflow is required for compliant operation within these limits.
Does the AD7872JNZ require an external clock source?
No, the AD7872JNZ does not require an external clock source. It features a built-in laser-trimmed 2 MHz oscillator that activates automatically when the CLK pin is tied to VSS (−5 V). This eliminates the need for external crystals, oscillators, or timing components. An external TTL-compatible clock may be applied to CLK if system synchronization is required-but doing so disables the internal oscillator. The internal clock option reduces BOM count and simplifies PCB layout while maintaining full 83 kSPS throughput and 80 dB SNR performance.
How is the analog input configured for bipolar operation on the AD7872JNZ?
The AD7872JNZ accepts true bipolar analog inputs from −3 V to +3 V referenced to AGND, with twos-complement output coding. VIN connects directly to the signal source, and the internal 3 V buried Zener reference establishes the full-scale range. No external biasing or level-shifting circuitry is needed-the device internally centers the transfer function at 0 V. Input impedance is typically 15 kΩ, and the track-and-hold amplifier acquires to 14-bit accuracy in ≤2 μs, supporting full-power input signals up to 41.5 kHz while preserving linearity and SNR.
What are the required external components for basic operation of the AD7872JNZ?
For basic operation, the AD7872JNZ requires: (1) 10 nF ceramic capacitor between CREF and AGND for reference decoupling; (2) 4.7 kΩ pull-up resistor on SSTRB and SDATA; (3) 2 kΩ pull-up resistor on SCLK; (4) standard ±5 V supply decoupling (0.1 μF ceramic + 10 μF tantalum per supply rail). No external reference, clock source, or op-amp buffer is needed-the IC integrates its own 3 V reference and 2 MHz oscillator. These minimal external parts ensure reliable serial data transmission and optimal SNR performance.
Can the AD7872JNZ be used in unipolar applications?
Yes, the AD7872JNZ can be used in unipolar applications by offsetting the analog input using its internal REFOUT. A typical configuration applies REFOUT (3.00 V) to the non-inverting input of an op-amp driving VIN, shifting the input range to 0 V to +3 V (or scaled ranges like 0 V to +5 V using resistor dividers). The output remains twos-complement, so unipolar data is recovered by inverting the MSB. Full-scale and offset adjustments are supported via external trim pots (R5/R6 in Figure 14 of the datasheet), enabling calibration to ±½ LSB accuracy across temperature.
AD7872JNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 83k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7872JNZ FAQ
1.How can I place an order for AD7872JNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7872JNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7872JNZ reliable?
The price and inventory of AD7872JNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7872JNZ is usually 5 days.
3.What payment methods are accepted for AD7872JNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7872JNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7872JNZ?
AD7872JNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7872JNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7872JNZ?
For technical support, including AD7872JNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7872JNZ requirements.
6.How does Aetrix verify that AD7872JNZ is sourced from the original manufacturer or authorized distributors?
All AD7872JNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7872JNZ meets industry standards.
7.What is the process for return or replacement of AD7872JNZ?
All AD7872JNZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7872JNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7872JNZ part is unused and in its original packaging.
Return procedure for AD7872JNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7872JNZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

