Analog Devices Inc. AD7872KNZ
- Part No.:
- AD7872KNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
AD7872KNZ.pdf
- Description:
- IC ADC 14BIT SAR 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7872KNZ from Analog Devices is a complete monolithic 14-bit successive approximation analog-to-digital converter (ADC) with integrated track-and-hold amplifier, 3 V buried Zener reference, and serial-only digital interface. It operates from ±5 V supplies, accepts bipolar ±3 V analog inputs, delivers 83 kSPS throughput, achieves 80 dB SNR at 10 kHz, and features 57 ns data access time - enabling high-fidelity digitization in DSP servo control and spectrum analysis systems.
For engineers reviewing the AD7872KNZ datasheet, AD7872KNZ pinout, AD7872KNZ application, or AD7872KNZ equivalent, this page provides verified technical context, validated pin functions, confirmed dynamic and DC specifications, real-world use scenarios, and two rigorously cross-checked alternative parts for serial-output 14-bit sampling ADCs requiring ±3 V input range and internal reference.
Technical Context
The AD7872KNZ implements a self-contained LC2MOS SAR architecture with laser-trimmed internal 2 MHz clock, eliminating external timing components. Its track-and-hold acquires to 14-bit accuracy in ≤2 μs, and conversion completes in ≤11 μs using the internal clock.
All signal paths - analog input, reference, and serial output - are internally referenced to AGND and DGND, with strict separation maintained via dedicated VDD, VSS, AGND, and DGND pins. Serial data transmission uses open-drain SDATA and SCLK outputs with defined pull-up requirements (4.7 kΩ on SDATA/SSTRB, 2 kΩ on SCLK) and framing via active-low SSTRB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - guarantees no missing codes; supports 16384 discrete levels across ±3 V input range. |
| Sampling Rate | 83 kSPS - maximum sustained throughput with full DC and dynamic specification compliance. |
| SNR @ 10 kHz | 80 dB min - measured including distortion and noise; enables ≥13.3 effective bits for spectral purity-critical applications. |
| Analog Input Range | ±3 V bipolar - direct compatibility with industrial sensor outputs and op-amp stages without level-shifting. |
| Reference Output | 3.00 V ±10 mV - factory-trimmed buried Zener; supplies up to 500 µA with ±40 ppm/°C tempco. |
| Power Dissipation | 50 mW typical - achieved at ±5 V supplies; enables low-thermal-load integration in dense signal chains. |
| Serial Interface | Three-wire (SSTRB, SCLK, SDATA) - data valid on SCLK falling edge when SSTRB low; requires external pull-ups. |
Pinout & Package
AD7872KNZ is housed in a 16-pin plastic DIP (PDIP) package with 0.3-inch body width and through-hole mounting. Pin spacing follows standard 0.1-inch grid; pin 1 marked by notch or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CONTROL | Serial clock gating control | 0 V = gated SCLK (stops after transmission); −5 V = continuous SCLK - determines serial timing behavior. |
| 2 CONVST | Asynchronous conversion trigger | Rising edge initiates hold mode and starts conversion; independent of CLK timing. |
| 3 CLK | External clock input / oscillator enable | Tied to VSS to activate internal 2 MHz laser-trimmed oscillator; TTL-compatible input otherwise. |
| 4 SSTRB | Active-low serial frame strobe | Three-state output; low during serial data window; requires 4.7 kΩ pull-up to VDD. |
| 5 SCLK | Gated serial clock output | Open-drain; derived from ADC clock; requires 2 kΩ pull-up; edges synchronize SDATA validity. |
| 6 SDATA | Three-state serial data output | MSB-first, twos-complement format; valid on SCLK falling edge when SSTRB low; 4.7 kΩ pull-up required. |
| 7 NC | No connect | Internally unconnected; must remain floating per datasheet. |
| 8 DGND | Digital ground return | Separate ground node for digital logic and serial interface; must be tied to system DGND plane. |
| 9 VDD | +5 V analog supply | +5 V ±5% for analog circuitry; decoupled locally with 0.1 µF ceramic capacitor. |
| 10 NC | No connect | Internally unconnected; must remain floating. |
| 11 CREF | Reference decoupling terminal | Connect 10 nF capacitor to AGND to minimize reference noise and ensure stability. |
| 12 AGND | Analog ground reference | Separate ground for analog core and reference; star-connected to minimize noise coupling. |
| 13 REFOUT | 3 V reference output | Provides internal 3 V reference; max 500 µA load; capacitance limited to 50 pF for stability. |
| 14 VIN | Bipolar analog input | Accepts ±3 V differential input relative to AGND; 15 kΩ input resistance; optimized for 500 kHz bandwidth. |
| 15 VSS | −5 V analog supply | −5 V ±5% for analog circuitry; decoupled locally with 0.1 µF ceramic capacitor. |
| 16 VDD | +5 V analog supply (redundant) | Second +5 V pin; must be connected directly to Pin 9 to ensure proper current distribution. |
Key Features
| Feature | Design Value |
|---|---|
| Complete monolithic ADC | Integrates SAR core, track-and-hold, 3 V reference, and serial interface - eliminates external DAC, reference, or timing ICs. |
| Twos-complement coding | Direct output format for signed arithmetic in DSP engines; avoids software sign-extension overhead. |
| Internal 2 MHz clock | Laser-trimmed oscillator ensures consistent 83 kSPS operation without crystal or RC network - reduces BOM and layout complexity. |
| 80 dB SNR @ 10 kHz | Validated dynamic performance enables accurate spectral analysis of voiceband and baseband signals without external filtering. |
| Low power (50 mW typ) | Enables multi-channel acquisition in thermally constrained enclosures; IDD + ISS = 10 mA total at ±5 V. |
Applications
| Digital Signal Processing | High-Speed Modems |
|---|---|
|
Use Scenario: Real-time acquisition of baseband I/Q signals in fixed-point DSP-based modems operating at 40–80 kSPS. IC Role / Device Role / Timing Role: Primary sampling ADC providing synchronized 14-bit digitization of analog IF outputs prior to FFT and demodulation. Use Value: 80 dB SNR ensures >13 ENOB for clean constellation mapping; serial interface minimizes bus routing in space-constrained modem PCBs. |
Use Scenario: Digitizing analog line signals in V.34/V.90 modem front-ends where jitter-sensitive sampling is required. IC Role / Device Role / Timing Role: Bipolar-input ADC capturing ±3 V line voltage waveforms with precise CONVST-triggered sampling. Use Value: ≤2 μs track/hold acquisition time and 57 ns data access enable tight timing margins in symbol-rate sampling loops. |
| Spectrum Analysis | DSP Servo Control |
|
Use Scenario: High-resolution frequency-domain measurement in portable analyzers capturing 0–41.5 kHz full-power signals. IC Role / Device Role / Timing Role: Core ADC feeding FFT engine; internal reference ensures amplitude repeatability across temperature. Use Value: 3 V buried Zener reference with ±40 ppm/°C drift maintains amplitude accuracy over 0°C to +70°C operating range. |
Use Scenario: Closed-loop position/velocity feedback in industrial motion controllers using resolver or LVDT sensors. IC Role / Device Role / Timing Role: High-speed ADC digitizing conditioned sensor outputs for real-time PID computation. Use Value: 83 kSPS throughput supports >10 kHz control loop bandwidth; ±1 LSB INL ensures linear error correction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 14-bit serial-output ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7870KNZ | 12-bit resolution, same 16-pin PDIP package and serial interface; 70 kSPS, 72 dB SNR @ 10 kHz. | Lower resolution and dynamic range; suitable only where 12-bit precision suffices. | Select AD7870KNZ if system SNR budget allows ≥8 dB degradation and code density below 4096 is acceptable. |
| ADS8320UB | 16-bit SAR ADC, SPI interface, 100 kSPS, ±2.5 V input range, external reference required. | Higher resolution but lacks internal reference and bipolar input; requires external 2.5 V reference and level-shifting. | Choose ADS8320UB only when 16-bit ENOB is mandatory and board space permits added reference IC and signal conditioning. |
Compared with AD7872KNZ, AD7870KNZ trades 2 bits of resolution and 8 dB SNR for lower cost and power, while ADS8320UB delivers higher resolution at the expense of increased design complexity, external component count, and loss of integrated bipolar input capability.
Availability
AD7872KNZ is available at Aetrix Electronics and suitable for digital signal processing, high-speed modems, spectrum analysis, and DSP servo control applications requiring stable component supply, long-term obsolescence management, and traceable sourcing.
Supply support for AD7872KNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD787x family was designed specifically for high-fidelity, medium-speed data acquisition in DSP-centric systems - emphasizing integrated references, low-noise analog cores, and flexible digital interfaces without external timing components.
FAQ
What is the absolute maximum input voltage for AD7872KNZ?
The absolute maximum analog input voltage for AD7872KNZ is VSS − 0.3 V to VDD + 0.3 V, which corresponds to −5.3 V to +5.3 V under nominal ±5 V supply conditions. However, the specified linear input range remains ±3 V; exceeding this range risks clipping or nonmonotonic behavior even if within absolute limits. Always limit VIN to ±3 V for guaranteed 14-bit performance in AD7872KNZ applications.
Does AD7872KNZ require external clock circuitry?
No, AD7872KNZ does not require external clock circuitry. It integrates a laser-trimmed 2 MHz internal oscillator activated by tying the CLK pin to VSS. This eliminates crystals, RC networks, or external clock generators. An external TTL-compatible clock may be applied to CLK only if system synchronization is needed - but the internal clock is fully sufficient for standalone 83 kSPS operation in AD7872KNZ.
How is the reference voltage used internally in AD7872KNZ?
In AD7872KNZ, the internal 3 V buried Zener reference serves dual roles: it sets the full-scale range for the 14-bit SAR DAC and provides the dc bias for bipolar input operation. The REFOUT pin makes this reference available externally, but loading it beyond 500 µA or adding >50 pF capacitance degrades ADC accuracy and stability. For optimal performance, AD7872KNZ relies entirely on its internal reference without external dependencies.
What are the critical layout requirements for AD7872KNZ?
AD7872KNZ requires strict analog/digital ground separation: AGND and DGND must be connected at a single point near the device, with separate copper pours. A 10 nF capacitor must be placed between CREF and AGND, and 0.1 µF ceramics must decouple VDD and VSS to their respective grounds. VIN and REFOUT traces must avoid digital routing; SDATA, SCLK, and SSTRB require controlled-impedance routing with their specified pull-up resistors placed adjacent to the AD7872KNZ pins.
Can AD7872KNZ operate with unipolar input signals?
Yes, AD7872KNZ can operate with unipolar inputs using an external offset circuit - typically applying the REFOUT voltage to shift a 0–3 V input range into the device's native ±3 V window. Figure 14 in the AD7872KNZ datasheet shows a verified unipolar configuration using resistive scaling and REFOUT as the offset source. The output remains twos-complement and must be converted to straight binary by inverting the MSB for unipolar interpretation.
AD7872KNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 83k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI, Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±5V
- Voltage - Supply, Digital:
- ±5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7872KNZ FAQ
1.How can I place an order for AD7872KNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7872KNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7872KNZ reliable?
The price and inventory of AD7872KNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7872KNZ is usually 5 days.
3.What payment methods are accepted for AD7872KNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7872KNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7872KNZ?
AD7872KNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7872KNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7872KNZ?
For technical support, including AD7872KNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7872KNZ requirements.
6.How does Aetrix verify that AD7872KNZ is sourced from the original manufacturer or authorized distributors?
All AD7872KNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7872KNZ meets industry standards.
7.What is the process for return or replacement of AD7872KNZ?
All AD7872KNZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7872KNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7872KNZ part is unused and in its original packaging.
Return procedure for AD7872KNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7872KNZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

