Analog Devices Inc. AD7878AQ
- Part No.:
- AD7878AQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-CDIP (0.600", 15.24mm)
- Datasheet:
-
AD7878AQ.pdf
- Description:
- IC ADC 12BIT W/DSP INT 28-CDIP
- Quantity:
- Payment:

- Shipping:

Inventory:698
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7878AQ from Analog Devices is a complete 12-bit, 100 kHz sampling analog-to-digital converter with integrated track/hold amplifier, on-chip 3 V Zener reference, and 8-word FIFO for DSP interfacing. It delivers 70 dB SNR at 10 kHz input, 41 ns data access time (L-grade variant), and operates over –25°C to +85°C. It serves as a high-speed digitizer in real-time signal acquisition systems interfacing directly with ADSP-2100 or TMS320xx processors.
For engineers reviewing the AD7878AQ datasheet, AD7878AQ pinout, AD7878AQ application, or AD7878AQ equivalent, key selection considerations include its bipolar ±3 V analog input range, FIFO programmable almost-full threshold, BUSY-synchronized read/write control, and LC2MOS process–enabled low-power (60 mW typ) operation in demanding DSP front-end designs.
Technical Context
The AD7878AQ implements a successive approximation register (SAR) ADC core with asynchronous CONVST triggering and internal clock division (÷4) for bit trials. Its 8-word FIFO operates with address pointer increment-on-conversion and ripple-down read behavior synchronized to CLK IN.
Control logic includes a 12-bit status/control register accessible via ADD0-high reads/writes, supporting ALFL flag programming (DB10–DB8), FIFO overrun/out-of-range monitoring (DB6, DB5), and output disable during BUSY (DB5 = 0). All timing parameters-including t9 = 57 ns data access-are fully specified across –25°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit monotonic, no missing codes guaranteed - ensures full-scale linearity for precision spectral analysis. |
| Sampling Rate | 100 kHz max - supports Nyquist-limited digitization of signals up to 50 kHz full-power bandwidth. |
| SNR @ 10 kHz | 70 dB min (–25°C to +85°C) - defines usable dynamic range for speech or modem baseband signals. |
| Analog Input Range | ±3 V bipolar - enables direct connection to op-amp outputs without level-shifting circuitry. |
| Data Access Time | 57 ns max - allows direct interface to 16-bit microprocessors and ADSP-2100 without wait-state insertion. |
| Power Dissipation | 60 mW typical (VDD = VCC = +5 V, VSS = –5 V) - reduces thermal load in dense DSP subsystems. |
| FIFO Depth | 8 words - buffers up to eight conversions before host processor service, lowering interrupt overhead. |
| Reference Output | 3.0 V ±15 mV (–25°C to +85°C) - stable on-chip Zener reference eliminates need for external voltage reference IC. |
Pinout & Package
AD7878AQ is housed in a 28-pin cerdip (Q-28) hermetic package, rated for –25°C to +85°C operation and compatible with standard DIP socket footprints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADD0 | Address Select | Selects FIFO data (low) or status/control register (high) during read/write - enables dual-function bus access without address decoding logic. |
| CS | Chip Select | Active-low enable for all digital I/O - allows multi-device sharing of data/address bus with standard memory-mapped timing. |
| DMWR / DMRD | Write / Read Control | Directly maps to ADSP-2100 DMWR/DMRD or TMS32010 WE/DEN - eliminates glue logic in TI/Analog DSP systems. |
| BUSY | Conversion Status | Active-low indicates track-to-hold transition and conversion in progress - used to gate CS or generate WAIT states for synchronous read timing. |
| ALFL | FIFO Almost Full Flag | Programmable threshold (1–8 words) triggers interrupt before overflow - enables deterministic buffer management in real-time firmware. |
| DB11–DB0 | Data Bus | Three-state TTL outputs with twos-complement coding - supports direct connection to 16-bit data buses with no level translation. |
| VIN | Analog Input | ±3 V differential-capable input referenced to AGND - accepts single-ended or transformer-coupled AC signals without biasing network. |
| REF OUT | Internal Reference | 3 V Zener output with ±15 mV error over temperature - powers external circuitry only if load ≤500 µA; requires series resistor for >50 pF capacitive loads. |
| CONVST | Asynchronous Start | Rising-edge-triggered, independent of CLK IN - permits jitter-free sampling synchronized to external timing sources like PLLs or precision clocks. |
| CLK IN | Master Clock Input | TTL-compatible 8 MHz input (35/65 duty cycle) - internally divided by 4 to drive SAR bit trials; must be phase-coherent with processor clock for FIFO read integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated FIFO + Control Logic | 8-word depth with programmable ALFL threshold and status register - reduces host CPU interrupt frequency and simplifies real-time buffer management in DSP firmware. |
| Asynchronous CONVST | Sample initiation decoupled from system clock - enables precise, jitter-free sampling for spectrum analysis and telecom applications requiring strict timing alignment. |
| On-Chip 3 V Reference | Stable ±15 mV over –25°C to +85°C - eliminates external reference IC, saves board space, and avoids drift-induced gain error in measurement chains. |
| Dynamic Performance Testing | 100% production-tested SNR, THD, IMD - provides guaranteed ac performance for audio, speech, and modem signal paths without derating or characterization overhead. |
| LC2MOS Process | Mixed bipolar-CMOS fabrication - achieves 70 dB SNR and 60 mW power simultaneously, enabling high-fidelity digitization in thermally constrained embedded systems. |
| BUSY-Synchronized Output Disable | DB5 (DISO) bit disables data bus drivers during BUSY low - prevents read/write conflicts and internal transients during track/hold settling, ensuring conversion integrity. |
Applications
| Digital Signal Processing Front-End | Speech Recognition System |
|---|---|
Use Scenario: Real-time acquisition of microphone or line-level audio into an ADSP-2100-based processing engine for FFT-based feature extraction. IC Role / Device Role / Timing Role: ADC front-end with 100 kHz sampling, FIFO buffering, and direct DSP bus interface - handles burst-mode capture with minimal software overhead. Use Value: 70 dB SNR preserves voice spectral fidelity; 57 ns access time enables zero-wait-state transfers; ±3 V input accommodates op-amp output swing without attenuation. | Use Scenario: Digitizing analog speech waveforms in embedded voice-command devices with strict power and latency constraints. IC Role / Device Role / Timing Role: Low-latency, low-power ADC with asynchronous CONVST - synchronizes sampling to voice onset detection while minimizing active current draw. Use Value: 60 mW typical dissipation extends battery life; BUSY-driven WAIT state coordination prevents sample corruption during critical phoneme boundaries. |
| Spectrum Analyzer Input Stage | High-Speed Modem Data Acquisition |
Use Scenario: Capturing RF IF signals (e.g., 10 kHz–50 kHz baseband) for real-time FFT computation in portable test equipment. IC Role / Device Role / Timing Role: High-dynamic-range digitizer with guaranteed 70 dB SNR and harmonic distortion <–78 dB - maintains signal purity for accurate spectral bin resolution. Use Value: On-chip 3 V reference eliminates external component drift; FIFO relieves host from servicing every sample, enabling continuous acquisition windows. | Use Scenario: Sampling analog modem signals (e.g., V.32/V.34 baseband) in embedded communications hardware requiring deterministic timing. IC Role / Device Role / Timing Role: Synchronized ADC with programmable ALFL and status register - supports adaptive buffer management for variable symbol-rate modulation schemes. Use Value: 57 ns access time meets tight timing budgets of TMS32020-based modems; ±3 V input range matches line-driver output specifications without scaling resistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, DSP-interfaced ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7878LN | Same architecture, but rated 0°C to +70°C and offers 41 ns data access time (vs. 57 ns for AD7878AQ). | Targeted at commercial temperature applications where faster access time justifies narrower operating range. | Select AD7878LN only if ambient temperature stays within 0°C–70°C and sub-50 ns timing is required; AD7878AQ provides broader industrial temp range at slight speed trade-off. |
| AD7865BS | 4-channel, 14-bit, 100 kSPS SAR ADC with parallel interface; no FIFO; uses external reference; 100°C max operating temperature. | Offers higher resolution and multichannel capability but lacks integrated FIFO and on-chip reference - requires more support components and firmware complexity. | Choose AD7865BS when multi-channel simultaneous sampling or 14-bit resolution is mandatory; AD7878AQ remains optimal for single-channel, low-software-overhead DSP integration. |
Compared with AD7878LN, AD7878AQ trades 16 ns slower access time for extended –25°C to +85°C operation and improved reliability in industrial environments; versus AD7865BS, it delivers lower system cost and simpler firmware through integrated FIFO, reference, and DSP-native control signals - at the expense of channel count and resolution.
Availability
AD7878AQ is available at Aetrix Electronics and suitable for digital signal processing front-ends, speech recognition hardware, and spectrum analyzer subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD7878AQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD7878AQ belongs to Analog Devices' LC2MOS precision ADC product line, engineered specifically for real-time DSP interfacing with integrated FIFO, reference, and asynchronous sampling - targeting applications where low software overhead and guaranteed ac performance are critical.
FAQ
What is the operating temperature range of the AD7878AQ?
The AD7878AQ is rated for operation from –25°C to +85°C. This extended industrial temperature range distinguishes it from commercial-grade variants like AD7878JN (0°C to +70°C) and makes it suitable for deployment in harsher environments such as factory automation controllers or outdoor communications equipment. The full set of dynamic and dc specifications - including 70 dB SNR and ±6 LSB full-scale error - is guaranteed across this entire range.
Does the AD7878AQ require an external reference voltage?
No, the AD7878AQ includes an on-chip 3 V Zener reference provided at the REF OUT pin. This internal reference is specified to ±10 mV at 25°C and ±15 mV over the full –25°C to +85°C range. It can source up to 500 µA, but for capacitive loads exceeding 50 pF, a series resistor must be added per the datasheet's Internal Reference section to maintain stability. No external reference IC is needed for standard operation.
How does the FIFO in the AD7878AQ function during continuous sampling?
The AD7878AQ contains an 8-word first-in, first-out (FIFO) memory that automatically stores conversion results as they complete. Each new conversion increments the internal address pointer and writes to the top of the FIFO. Reads access Location 0 and cause all remaining words to shift down by one position. The ALFL flag - programmable via DB10–DB8 in the status/control register - asserts when the word count reaches a user-defined threshold (1–8), enabling interrupt-driven buffer management without polling overhead in real-time DSP firmware.
Can the AD7878AQ interface directly with the ADSP-2100 processor?
Yes, the AD7878AQ is explicitly designed for seamless interfacing with the ADSP-2100. Its control signals map directly: DMWR corresponds to ADSP-2100's DMWR, DMRD to DMRD, and BUSY can be connected to the processor's READY input to generate WAIT states. The 57 ns data access time meets ADSP-2100 timing requirements, and the 8-word FIFO reduces interrupt frequency - collectively enabling efficient, low-overhead data streaming without external glue logic.
What is the purpose of the DISO bit (DB5) in the AD7878AQ status/control register?
The DISO bit (DB5) in the AD7878AQ status/control register controls whether the three-state output drivers are disabled during BUSY low. When DB5 = 0, data bus activity is blocked while the track/hold transitions from track to hold mode - preventing internal transients from corrupting the held analog value. When DB5 = 1, outputs remain enabled during BUSY low, allowing read/write operations to proceed without WAIT-state extension. This bit enables flexible timing coordination based on host processor capabilities.
AD7878AQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-CDIP (0.600", 15.24mm)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- SPI, DSP
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -25°C ~ 85°C
- Supplier Device Package:
- 28-CDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7878AQ FAQ
1.How can I place an order for AD7878AQ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7878AQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7878AQ reliable?
The price and inventory of AD7878AQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7878AQ is usually 5 days.
3.What payment methods are accepted for AD7878AQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7878AQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7878AQ?
AD7878AQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7878AQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7878AQ?
For technical support, including AD7878AQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7878AQ requirements.
6.How does Aetrix verify that AD7878AQ is sourced from the original manufacturer or authorized distributors?
All AD7878AQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7878AQ meets industry standards.
7.What is the process for return or replacement of AD7878AQ?
All AD7878AQ units undergo pre-shipment inspection (PSI). If there is an issue with AD7878AQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7878AQ part is unused and in its original packaging.
Return procedure for AD7878AQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7878AQ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

