Analog Devices Inc. AD7880BN
- Part No.:
- AD7880BN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
AD7880BN.pdf
- Description:
- IC ADC 12BIT SAR 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7880BN from Analog Devices is a 12-bit monolithic successive-approximation analog-to-digital converter (ADC) operating from a single +5 V supply, featuring 66 kHz throughput rate, 12 µs conversion time, and 3 µs track/hold acquisition. It supports unipolar (0 V to +5 V, 0 V to +10 V) and bipolar (±5 V) input ranges using internal resistor networks, and is used in battery-powered portable instrumentation and digital signal processing systems.
For engineers reviewing the AD7880BN datasheet, AD7880BN pinout, AD7880BN application, or AD7880BN equivalent, this page delivers verified technical context, real-world interface timing constraints, confirmed dynamic performance (70 dB SNR, –80 dB THD), package-specific thermal and layout guidance for the 24-pin plastic DIP (N-24), and validated alternative options for signal chain redesign.
Technical Context
The AD7880BN integrates a charge-balanced comparator-based track/hold amplifier with 3 µs acquisition time and a 12-bit SAR ADC core clocked at 2.5 MHz, delivering 15 µs total throughput. Its LC2MOS process enables mixed-signal integration of precision bipolar front-end and low-power CMOS logic on a single die.
Interface logic supports asynchronous CONVST-triggered conversion initiation and synchronous parallel data readout via CS/RD-controlled three-state DB0–DB11 outputs. The MODE pin selects between normal operation (IDD = 7.5 mA max) and power-save mode (IDD = 750 µA max), with BUSY indicating active conversion status.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit straight binary output; 4096 codes with 1.22 mV LSB (0–5 V range) or 2.44 mV LSB (±5 V range). |
| Throughput Rate | 66 kHz maximum sampling frequency; enables full-power signal digitization up to 33 kHz per Nyquist criterion. |
| SNR | 70 dB minimum (typ. 72 dB); measured at 1 kHz input, 66 kHz sampling; includes harmonic distortion and noise components. |
| Conversion Time | 12 µs maximum at 2.5 MHz CLKIN; corresponds to 28 clock cycles plus internal propagation delays. |
| Power Dissipation | 37.5 mW max in normal mode (typ. 20 mW); 3.75 mW max in power-save mode (typ. 2 mW) - critical for battery life. |
| Analog Input Ranges | Three user-selectable configurations: 0–VREF, 0–2×VREF, ±VREF - all supported with single +5 V supply and no external op amps. |
| DC Accuracy | ±1 LSB max integral nonlinearity; ±15 LSB full-scale error (B-grade); monotonic across full temperature range (–40°C to +85°C). |
Pinout & Package
AD7880BN is housed in a 24-pin, 0.3-inch-wide plastic dual-in-line package (N-24), compatible with standard through-hole PCB assembly and socketing. Thermal resistance θJA = 65°C/W (JEDEC std). Pin 1 is located at top-left corner when notch faces upward.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINA / VINB | Differential analog input pair | Selects input range configuration (unipolar/bipolar) via external connection; VINA accepts signal, VINB sets reference node per Figure 5–7. |
| AGND / DGND | Analog and digital ground returns | Must be connected at single point near device; separation prevents digital noise coupling into analog path. |
| VREF | Reference voltage input | Nominally tied to VDD (+5 V); supports down to 2.5 V (with SNR degradation); must not exceed VDD + 0.1 V. |
| CONVST | Asynchronous conversion start | Rising edge initiates track→hold transition and starts SAR cycle; independent of CS/RD timing. |
| CS / RD | Chip select and read strobe | Both low enable DB0–DB11 outputs; RD pulse width ≥60 ns ensures valid data access within 57 ns t7. |
| BUSY | Status output | Active-low open-drain signal; remains low during conversion; used for interrupt-driven or polling-based read synchronization. |
| MODE | Power mode control | Logic high (VDD) = normal operation; logic low (0 V) = power-save mode (750 µA IDD). |
| DB0–DB11 | Parallel 12-bit data outputs | Three-state TTL-compatible outputs; bus-relinquish time t8 = 5 ns ensures clean release after RD deassertion. |
Key Features
| Feature | Design Value |
|---|---|
| Single +5 V supply operation | Eliminates need for ±15 V rails or charge pumps - reduces BOM count and PCB area in portable designs. |
| On-chip track/hold amplifier | 3 µs acquisition time to 12-bit accuracy enables direct digitization of wideband signals without external THA. |
| Multiple input range support | 0–5 V, 0–10 V, and ±5 V ranges selectable via VINA/VINB wiring - no external resistors or switches required. |
| Low-power power-save mode | 2 mW typical dissipation (750 µA IDD) extends battery runtime in intermittent-sampling applications like data loggers. |
| Fast parallel interface | 57 ns data access time and 5 ns bus relinquish time allow direct connection to 16-bit microprocessors (e.g., MC68000, TMS320C25) without wait states. |
Applications
| Battery-Powered Portable Instrumentation | Digital Signal Processing Front-End |
|---|---|
Use Scenario: Handheld multimeter acquiring DC/AC voltage and current with auto-ranging and low-power sleep cycles. IC Role / Device Role / Timing Role: Primary ADC capturing sensor outputs at ≤10 kS/s; MODE pin toggled to enter/exit power-save between measurements. Use Value: 2 mW power-save mode extends alkaline battery life beyond 100 hours; 12-bit resolution supports 0.1% measurement accuracy across 4½-digit display range. |
Use Scenario: Real-time audio capture in voice recognition system sampling microphone output at 66 kHz. IC Role / Device Role / Timing Role: High-fidelity analog front-end feeding ADSP-2100 DSP; BUSY signal triggers interrupt-driven DMA transfer of 12-bit samples. Use Value: 70 dB SNR and –80 dB THD preserve speech spectral integrity; 15 µs throughput enables oversampling for noise shaping in post-processing. |
| High-Speed Modem Analog Interface | Industrial Control Loop Sampling |
Use Scenario: Fax/data modem digitizing analog line signals for echo cancellation and equalization algorithms. IC Role / Device Role / Timing Role: Dual-channel sampling (via multiplexed VINA/VINB) of transmit/receive paths synchronized to 2.5 MHz CLKIN. Use Value: 66 kHz sampling meets ITU-T V.22bis requirements; ±1 LSB INL ensures linear gain calibration across 0–10 V line voltage monitoring range. |
Use Scenario: PLC analog input module measuring 4–20 mA current loop outputs with cold-junction compensation for thermocouples. IC Role / Device Role / Timing Role: Precision ADC interfaced to isolated sigma-delta current sense IC; CS/RD timing aligned to 10 µs control loop update period. Use Value: ±5 V bipolar range directly accepts conditioned thermocouple differential output; 750 µA power-save mode reduces self-heating in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7888BRZ | Serial SPI interface (vs. parallel), 100 kSPS, 72 dB SNR, SOIC-16 package; requires external REF. | Better suited for space-constrained, low-pin-count microcontroller interfaces; lacks native 0–10 V range support. | Choose AD7888BRZ when board area is limited and SPI host is available; avoid if existing design relies on fast parallel read or bipolar ±5 V inputs. |
| MAX1113ECPP | 12-bit, 100 kSPS, +5 V supply, SPI interface, internal REF, 20-pin PDIP; 71 dB SNR, ±1 LSB INL. | Includes internal reference and SPI framing - simplifies layout but adds software overhead; no MODE pin for ultra-low-power sleep. | Prefer MAX1113ECPP for rapid prototyping with Arduino/ARM Cortex-M; AD7880BN remains optimal for deterministic timing-critical DSP interfaces. |
Compared with AD7880BN, AD7888BRZ trades parallel speed for serial footprint reduction and higher sampling rate, while MAX1113ECPP sacrifices bus timing predictability for integrated reference and simpler firmware - neither offers the same combination of 3 µs track/hold, 0–10 V unipolar range, and hardware-controlled power-save mode.
Availability
AD7880BN is available at Aetrix Electronics and suitable for battery-powered instrumentation, digital signal processing front-ends, and industrial control loop sampling requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for AD7880BN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7880BN belongs to Analog Devices' legacy LC2MOS precision ADC family, designed specifically for low-power, single-supply data acquisition in portable and embedded systems where dc accuracy and dynamic performance must coexist.
FAQ
What is the maximum clock frequency supported by the AD7880BN?
The AD7880BN is specified for operation with a 2.5 MHz CLKIN signal. While it may function at slightly higher frequencies, accuracy degrades due to hold capacitor leakage - normalized linearity error increases above 2.5 MHz per Figure 10. For guaranteed 12-bit performance, maintain CLKIN at exactly 2.5 MHz with 40/60–60/40 duty cycle. The AD7880BN's conversion time remains fixed at 12 µs regardless of minor clock variation.
Does the AD7880BN require external calibration for offset and full-scale errors?
The AD7880BN does not require factory calibration, but system-level offset and full-scale adjustment may be needed for metrology-grade applications. Figures 11–14 detail op-amp-based trim procedures: apply 0.61 mV (1/2 LSB) for unipolar offset nulling, and 4.9982 V (FS–3/2 LSB) for full-scale tuning. These adjustments compensate for the AD7880BN's ±15 LSB full-scale error (B-grade) and ±10 LSB bipolar zero error.
Can the AD7880BN interface directly with an 8086 microprocessor?
Yes - the AD7880BN interfaces directly with the 8086 using WR-gated CONVST and AS/RD-derived read strobes, as shown in Figure 19. No glue logic is required beyond address decoding. The AD7880BN's 57 ns data access time satisfies 8086's 100 ns minimum read setup, and its three-state outputs prevent bus contention. Ensure VDD decoupling (0.1 µF ceramic + 10 µF tantalum) is placed within 5 mm of AD7880BN pins 24 and 3.
What is the purpose of the MODE pin on the AD7880BN?
The MODE pin controls power state: logic high (VDD) enables normal operation (7.5 mA IDD), while logic low (0 V) activates power-save mode (750 µA IDD). This feature is essential for intermittent-sampling applications like portable data loggers. Unlike software-controlled sleep modes, AD7880BN's MODE pin reduces current instantly without clock gating or register writes - critical for sub-millisecond wake-up latency.
How does the AD7880BN achieve bipolar (±5 V) input range with only a +5 V supply?
The AD7880BN achieves ±5 V input range using an internal resistor network that configures VINA and VINB as differential inputs referenced to VREF (tied to VDD). As shown in Figure 7, connecting VINB to VREF and VINA to the signal creates a level-shifted topology where the 12-bit DAC compares against ±VREF. This eliminates need for external op-amps or negative supplies - a key differentiator of the AD7880BN versus generic 12-bit ADCs.
AD7880BN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 66k
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Supply
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7880BN FAQ
1.How can I place an order for AD7880BN through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7880BN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7880BN reliable?
The price and inventory of AD7880BN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7880BN is usually 5 days.
3.What payment methods are accepted for AD7880BN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7880BN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7880BN?
AD7880BN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7880BN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7880BN?
For technical support, including AD7880BN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7880BN requirements.
6.How does Aetrix verify that AD7880BN is sourced from the original manufacturer or authorized distributors?
All AD7880BN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7880BN meets industry standards.
7.What is the process for return or replacement of AD7880BN?
All AD7880BN units undergo pre-shipment inspection (PSI). If there is an issue with AD7880BN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7880BN part is unused and in its original packaging.
Return procedure for AD7880BN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7880BN Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

