Analog Devices Inc. AD7895ANZ-3
- Part No.:
- AD7895ANZ-3
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AD7895ANZ-3.pdf
- Description:
- IC ADC 12BIT SAR 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,822
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7895ANZ-3 from Analog Devices is a 12-bit successive-approximation ADC with ±2.5 V bipolar input range, 3.8 µs conversion time in high-sampling mode, single +5 V supply operation, and high-speed two-wire serial interface (SCLK/SDATA). It integrates on-chip track/hold, internal clock, and 2's complement output coding-designed for precision data acquisition in industrial sensor interfaces and portable instrumentation.
For engineers reviewing the AD7895ANZ-3 datasheet, AD7895ANZ-3 pinout, AD7895ANZ-3 application, or AD7895ANZ-3 equivalent, key selection criteria include its 70 dB SNR at 50 kHz, ±1 LSB relative accuracy, 0.5 µs track/hold acquisition time, automatic power-down mode (5 µA standby), and compatibility with microcontrollers via edge-triggered CONVST and BUSY status signaling.
Technical Context
The AD7895ANZ-3 implements a laser-trimmed R-2R ladder DAC-based SAR architecture with integrated track/hold amplifier and buffered reference input (2.375 V to 2.625 V). Its analog front-end uses resistor-scaling networks (R1 = R2 = 6.5 kΩ, R3 open) to support ±2.5 V input while maintaining 9 kΩ minimum input resistance.
It operates in two modes: Mode 1 (3.8 µs conversion, CONVST falling-edge triggered) for high-throughput applications up to 192 kHz, and Mode 2 (9.8 µs total cycle, auto-wake from power-down on CONVST rising edge) for low-power systems. Serial data output is 16-bit (4 leading zeros + 12-bit 2's complement result), synchronized to SCLK falling edges with 10 ns data hold time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - guarantees no missing codes; defines 4096 discrete output levels |
| Conversion Time | 3.8 µs max (Mode 1) - enables 192 kHz maximum sampling rate with 300 ns inter-conversion guard band |
| Analog Input Range | ±2.5 V - supports bipolar sensor signals (e.g., strain gauges, accelerometers) without external level-shifting |
| Signal-to-(Noise+Distortion) | 70 dB min at 50 kHz - meets precision measurement requirements for 10+ ENOB in audio and vibration monitoring |
| Relative Accuracy | ±1 LSB max - ensures monotonicity and <0.025% full-scale linearity error across temperature |
| Power Dissipation | 20 mW max at 5 V - enables battery-powered operation; drops to 25 µW in power-down mode |
| Reference Input | 2.5 V ±5% (2.375–2.625 V) - requires stable external reference (e.g., AD780); 1 µA max input current minimizes loading |
Pinout & Package
AD7895ANZ-3 is housed in an 8-pin plastic DIP (0.3" wide, N-8 package) with standard through-hole mounting and 130°C/W thermal impedance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - REF IN | Voltage reference input | Buffered, high-impedance node accepting 2.375–2.625 V external reference; gain errors scale directly with reference tolerance |
| 2 - VIN | Analog input channel | ±2.5 V bipolar input with 9 kΩ min resistance; resistor-scaling network enables rail-to-rail signal capture from single 5 V supply |
| 3 - GND | Analog ground reference | Common return for track/hold, comparator, DAC, and digital logic; separation from digital ground critical for 70 dB SNR |
| 4 - SCLK | Serial clock input | Accepts up to 15 MHz external clock; falling edge clocks out SDATA bits; timing-critical for meeting t4 (603 ns max access time) |
| 5 - SDATA | Serial data output | Three-state, 16-bit output (4 zeros + 12-bit 2's complement); valid 10 ns after SCLK falling edge; disabled after 16th clock |
| 6 - BUSY | Conversion status indicator | Active-high open-drain output; asserts on CONVST falling edge, deasserts 3.8 µs later-used for interrupt-driven read synchronization |
| 7 - CONVST | Convert start trigger | Edge-sensitive input; falling edge initiates conversion and hold mode in Mode 1; rising edge wakes device in Mode 2 |
| 8 - VDD | Positive supply | +5 V ±5% supply; powers all analog and digital circuitry; 4 mA max IDD supports low-noise decoupling design |
Key Features
| Feature | Design Value |
|---|---|
| Single-supply 5 V operation | Eliminates need for ±15 V rails in industrial DAQ systems, reducing BOM count and PCB area |
| On-chip track/hold amplifier | Acquires ±2.5 V step inputs to 12-bit accuracy in ≤0.5 µs-enables accurate sampling of fast transients without external THA |
| Two operating modes | Mode 1 delivers 192 kHz throughput; Mode 2 reduces average power to µW-level during idle intervals in intermittent sensing |
| High-speed serial interface | Two-wire (SCLK/SDATA) + BUSY simplifies microcontroller interfacing-no parallel bus required, saving GPIO and routing complexity |
| Input voltage scaling | Internal resistor network maps ±2.5 V input to internal 2.5 V reference range-preserves dynamic range without external op-amp gain stages |
Applications
| Industrial Sensor Signal Conditioning | Portable Data Loggers |
|---|---|
Use Scenario: Acquisition of ±2.5 V outputs from piezoresistive pressure sensors and MEMS accelerometers in factory-floor monitoring systems. IC Role / Device Role / Timing Role: ADC core with integrated track/hold and serial interface-performs synchronized sampling at 10–100 kHz with minimal external components. Use Value: 70 dB SNR and ±1 LSB linearity ensure sub-0.1% measurement uncertainty over –40°C to +85°C; 8-pin DIP eases replacement in legacy designs. |
Use Scenario: Battery-powered environmental monitors capturing temperature, humidity, and acoustic data over multi-day deployments. IC Role / Device Role / Timing Role: Low-power data converter using Mode 2 auto-sleep-draws only 5 µA between conversions while retaining full 12-bit resolution. Use Value: 20 mW active power and 25 µW sleep power extend AA battery life to >12 months at 1 Hz sampling; 3.8 µs conversion enables rapid wake-and-measure cycles. |
| Test & Measurement Front-Ends | Motor Control Current Sensing |
Use Scenario: Digitizing ±2.5 V analog outputs from calibrated calibration sources and waveform generators in benchtop instruments. IC Role / Device Role / Timing Role: Precision ADC subsystem-accepts buffered reference input and delivers 12-bit results via deterministic serial protocol for FPGA or MCU capture. Use Value: 70 dB SNR and –78 dB THD meet Class I DMM spectral purity requirements; 15 MHz SCLK supports real-time streaming to buffer memory. |
Use Scenario: Sampling shunt-voltage feedback in three-phase inverter drives where ±2.5 V represents ±50 A current range. IC Role / Device Role / Timing Role: Isolated analog input digitizer-interfaces to opto-isolated SCLK/SDATA lines and provides BUSY-synchronized reads to avoid sampling during switching noise. Use Value: 0.5 µs track/hold acquisition time captures fast current transients during PWM dead-time; 2's complement output simplifies signed arithmetic in motor control algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit serial ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7894ARZ | 14-bit resolution, same 8-pin SOIC footprint, 3.8 µs conversion, but requires ±5 V dual supply | Higher resolution for metrology-grade systems; incompatible with single 5 V rail-only designs | Select AD7894ARZ only when 14-bit ENOB is mandatory and dual supply is available |
| ADS7822U | 12-bit, SPI-compatible, 3.2 µs conversion, 2.7–5.25 V supply, but no built-in track/hold or bipolar input scaling | Requires external op-amp for ±2.5 V input conditioning; lower power (1.5 mW) but reduced DC accuracy (±2 LSB) | Choose ADS7822U for ultra-low-power, unipolar-only applications where external signal conditioning is acceptable |
Compared with AD7895ANZ-3, AD7894ARZ offers higher resolution at the cost of dual-supply complexity, while ADS7822U reduces power and cost but sacrifices integrated signal conditioning and DC accuracy-making AD7895ANZ-3 optimal for space-constrained, single-supply bipolar DAQ where track/hold and ±1 LSB linearity are essential.
Availability
AD7895ANZ-3 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable data loggers, test equipment front-ends, and motor control current sensing requiring stable component supply and long-term obsolescence management.
Supply support for AD7895ANZ-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7895ANZ-3 belongs to Analog Devices' precision data acquisition IC family, engineered specifically for high-speed, low-power, single-supply 12-bit conversion in space- and power-constrained industrial and instrumentation systems.
FAQ
What is the maximum sampling rate achievable with the AD7895ANZ-3?
The AD7895ANZ-3 achieves a maximum throughput rate of 192 kHz in Mode 1 operation. This is calculated from its 3.8 µs conversion time, 1.1 µs serial read time (at 15 MHz SCLK), 0.3 µs track/hold acquisition time, and mandatory 300 ns guard band before the next CONVST falling edge. The AD7895ANZ-3 must be operated within these timing constraints to maintain specified SNR and linearity performance.
Does the AD7895ANZ-3 require an external reference voltage?
Yes, the AD7895ANZ-3 requires an external 2.5 V reference applied to the REF IN pin. The device specifies a 2.375 V to 2.625 V input range (±5%) and draws ≤1 µA from this source. Precision references such as the AD780 or AD680 are recommended to maintain the AD7895ANZ-3's ±1 LSB relative accuracy and 70 dB SNR performance across temperature.
How does the power-down mode work on the AD7895ANZ-3?
In Mode 2 (auto-sleep), the AD7895ANZ-3 enters power-down automatically when CONVST remains low after conversion completes (BUSY goes low). It draws only 5 µA at +25°C. The rising edge of the next CONVST pulse "wakes up" the device, initiating a 6 µs wake-up period before conversion begins. This feature reduces average power in low-duty-cycle applications-critical for battery-powered AD7895ANZ-3 deployments.
What is the purpose of the four leading zeros in the AD7895ANZ-3 serial output?
The AD7895ANZ-3 outputs 16 serial bits per conversion: four leading zeros followed by twelve 2's complement data bits. These zeros provide fixed-format alignment, ensuring consistent bit positioning regardless of input magnitude. They simplify firmware parsing-microcontrollers can shift or mask the upper nibble to extract the 12-bit result without conditional logic, improving deterministic timing in real-time AD7895ANZ-3 read routines.
Can the AD7895ANZ-3 interface directly with a 3.3 V microcontroller?
Yes, the AD7895ANZ-3's digital outputs (SDATA, BUSY) are compatible with 3.3 V logic when VDD = 5 V: VOH is guaranteed ≥4.0 V (exceeding 3.3 V VIH), and VOL is ≤0.4 V (within 3.3 V VIL). However, SCLK and CONVST inputs require VIH ≥2.4 V-fully compatible with 3.3 V CMOS outputs. Level-shifting is unnecessary, but clean power supply decoupling and controlled slew rates are essential to maintain AD7895ANZ-3 timing margins.
AD7895ANZ-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 192k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 8-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD7895ANZ-3 FAQ
1.How can I place an order for AD7895ANZ-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7895ANZ-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7895ANZ-3 reliable?
The price and inventory of AD7895ANZ-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7895ANZ-3 is usually 5 days.
3.What payment methods are accepted for AD7895ANZ-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7895ANZ-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7895ANZ-3?
AD7895ANZ-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7895ANZ-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7895ANZ-3?
For technical support, including AD7895ANZ-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7895ANZ-3 requirements.
6.How does Aetrix verify that AD7895ANZ-3 is sourced from the original manufacturer or authorized distributors?
All AD7895ANZ-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7895ANZ-3 meets industry standards.
7.What is the process for return or replacement of AD7895ANZ-3?
All AD7895ANZ-3 units undergo pre-shipment inspection (PSI). If there is an issue with AD7895ANZ-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7895ANZ-3 part is unused and in its original packaging.
Return procedure for AD7895ANZ-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7895ANZ-3 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

