My Inquiry
My Account
Analog Devices Inc. AD7937AR
- Part No.:
- AD7937AR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital to Analog Converters (DAC)
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD7937AR.pdf
- Description:
- IC DAC 12BIT A-OUT 24SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,708
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7937AR from Analog Devices is a dual 12-bit current-output multiplying DAC in a single monolithic LC2MOS IC, featuring separate reference inputs (VREFA/VREFB), independent analog grounds (AGNDA/AGNDB), and byte-load architecture for microprocessor interfacing. It delivers ±1 LSB relative accuracy, 0.5% DAC-to-DAC ladder resistance matching, and 1 µs output settling time - enabling precision programmable gain control and synchronized waveform generation in industrial calibration systems.
For engineers reviewing the AD7937AR datasheet, AD7937AR pinout, AD7937AR application, or AD7937AR equivalent, key selection considerations include its dual-channel 4-quadrant multiplication capability, SOIC-24 package with isolated AGND pins, guaranteed 12-bit monotonicity over –40°C to +85°C, and compatibility with TTL/5 V CMOS logic levels without level-shifting.
Technical Context
The AD7937AR integrates two identical R-2R ladder-based 12-bit current-steering DACs on one die, each with dedicated reference, feedback resistor (RFBA/RFBB), and analog ground (AGNDA/AGNDB) terminals. Its double-buffered input registers support simultaneous update of both DAC outputs via the UPD signal, while asynchronous CLR enables full-register reset for calibration routines.
It employs a (8+4)-bit byte-loading structure: DB7–DB0 load the LSB byte, and DB3–DB0 (reused on same pins) load the MSB nibble under A0/A1 address control. Timing is optimized for 5 V systems with 115 ns write pulsewidth and 10 ns address setup/hold, ensuring reliable interfacing with 8-bit microcontrollers and DSPs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12 bits - guarantees 4096 distinct output current steps per DAC channel. |
| Relative Accuracy | ±1 LSB max - ensures end-point linearity error ≤ 0.024% of full-scale range across temperature. |
| DAC Matching | 0.5% ladder resistance match - enables <0.01% inter-channel gain mismatch in matched reference configurations. |
| Settling Time | 1 µs to 0.01% - supports >500 kHz update rates in closed-loop control or waveform synthesis. |
| Reference Input Range | ±25 V - allows direct connection to high-voltage references or AC-coupled signals for 4-quadrant operation. |
| Power Supply | 4.5 V to 5.5 V - operates from standard 5 V rail with ±10% tolerance; IDD ≤ 2 mA max. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments without derating. |
Pinout & Package
AD7937AR is housed in a 24-lead Small Outline Integrated Circuit (SOIC) package (R-24), measuring 15.6 mm × 7.6 mm × 2.35 mm, with gull-wing leads and 1.27 mm pitch. The package supports surface-mount reflow and is RoHS-compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 24 | AGNDA / AGNDB | Independent analog ground returns - enable biasing DAC A and DAC B at different potentials (e.g., ground vs. 5 V) for mixed-mode operation. |
| 2, 23 | IOUTA / IOUTB | Current-sinking output terminals - require external op-amp and feedback resistor (RFBA/RFBB) to generate voltage output. |
| 3, 22 | RFBA / RFBB | Inverting amplifier feedback node - sets full-scale output voltage as VOUT = –IOUT × RF; decouples gain setting from reference path. |
| 4, 21 | VREFA / VREFB | Independent reference voltage inputs - support differential or asymmetric reference configurations (e.g., unipolar +10 V and bipolar ±5 V). |
| 5 | CS | Chip Select (active low) - enables data loading only when asserted; allows multi-device bus sharing. |
| 6–11 | DB0–DB7 | 8-bit bidirectional data bus - carries LSB byte first, then MSB nibble (DB0–DB3) under A0/A1 addressing. |
| 12 | DGND | Digital ground - separates digital switching noise from analog sections; must be connected to system digital ground plane. |
| 15, 16 | A0, A1 | Address lines - select target register: A1A0 = 00/01 for DAC A LSB/MSB, 10/11 for DAC B LSB/MSB. |
| 17 | CLR | Asynchronous clear (active low) - resets all input and DAC registers to zero; critical for deterministic startup and calibration. |
| 18 | WR | Write strobe (active low) - latches data into selected input register when CS is low. |
| 19 | UPD | Update strobe (active low) - transfers data from input registers to DAC registers; enables simultaneous dual-DAC update. |
| 20 | VDD | Positive supply - powers digital and analog circuitry; accepts 4.5 V to 5.5 V with no external regulation required. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic dual-DAC architecture | Eliminates inter-device thermal drift and gain mismatch - enables <0.01% tracking between channels over temperature. |
| Separate AGND pins (AGNDA/AGNDB) | Allows independent grounding or DC biasing of each DAC - supports mixed unipolar/bipolar outputs on same chip. |
| (8+4)-bit byte-load interface | Reduces microcontroller port count - uses only 8 data lines plus 2 address lines, compatible with legacy 8-bit buses. |
| 4-quadrant multiplication capability | Enables true analog multiplication (e.g., VOUT = K × VIN × CODE) with AC-coupled references - essential for programmable oscillators and synchros. |
| Low digital crosstalk (2.5 nV·s) | Minimizes interference between DAC A and DAC B during simultaneous updates - preserves signal integrity in multi-channel control loops. |
Applications
| Programmable Filter Tuning | Synchro/Resolver Emulation |
|---|---|
Use Scenario: Real-time adjustment of cutoff frequency and Q-factor in active filter banks using microcontroller-generated coefficients. IC Role / Device Role / Timing Role: Dual DAC provides matched, synchronized current outputs to set integrator time constants in state-variable filter topologies. Use Value: Leverages 0.5% DAC matching and 1 µs settling to maintain filter response fidelity across 100 Hz–10 kHz range without recalibration. |
Use Scenario: Generating precise sine/cosine reference waveforms for motor position feedback in servo drives and aerospace actuators. IC Role / Device Role / Timing Role: AD7937AR acts as a digital-to-analog converter pair producing quadrature outputs with sub-arcminute angular resolution. Use Value: Uses independent VREFA/VREFB and AGNDA/AGNDB to implement offset-binary bipolar operation with <1 LSB integral nonlinearity. |
| Industrial Calibration Equipment | Audio Signal Processing |
Use Scenario: Automated test systems requiring traceable, stable current sources for sensor transducer calibration and DAQ verification. IC Role / Device Role / Timing Role: Functions as a dual-channel programmable current source with asynchronous CLR for repeatable zero-reference initialization. Use Value: ±1 LSB relative accuracy and ±5 ppm/°C gain TC ensure measurement uncertainty remains <0.025% over full industrial temperature range. |
Use Scenario: Digital volume control and tone adjustment in professional audio mixers and broadcast equipment. IC Role / Device Role / Timing Role: Provides matched attenuation paths for left/right audio channels using 4-quadrant multiplication with AC-coupled reference. Use Value: Low glitch impulse (2.5 nV·s) and high channel isolation (–84 dB) prevent audible click/pop artifacts and crosstalk between stereo channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 12-bit current-output DAC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7947AR | Higher relative accuracy (±0.5 LSB), lower gain error (±2 LSB), but no separate AGND pins - single AGND shared by both DACs. | Lacks independent analog ground flexibility; unsuitable for mixed-bias or isolated-channel applications. | Select AD7947AR only when highest linearity is required and AGND separation is unnecessary. |
| MAX532BCPP | Same 12-bit resolution and SOIC-24 package, but uses parallel 12-bit interface (no byte-load); higher gain error (±8 LSB) and no CLR pin. | No asynchronous reset or double-buffering - limits use in real-time calibration or synchronized update scenarios. | Choose MAX532BCPP for simpler 12-bit bus interfaces where update timing and reset control are not critical. |
Compared with AD7937AR, AD7947AR improves static accuracy but sacrifices analog isolation flexibility, while MAX532BCPP simplifies interface logic at the cost of dynamic control features and thermal tracking performance.
Availability
AD7937AR is available at Aetrix Electronics and suitable for industrial calibration equipment, programmable filter design, and synchro emulation systems requiring stable component supply, long-term lifecycle continuity, and guaranteed parametric compliance over –40°C to +85°C.
Supply support for AD7937AR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD7937AR belongs to Analog Devices' precision DAC product line, engineered for industrial process control, automatic test equipment, and high-fidelity signal synthesis where channel matching, thermal stability, and flexible reference architecture are critical.
FAQ
What is the maximum reference voltage range supported by the AD7937AR?
The AD7937AR supports reference input voltages from –25 V to +25 V on both VREFA and VREFB pins, enabling true 4-quadrant multiplication with AC-coupled or bipolar references. This specification is defined in the Absolute Maximum Ratings table and verified across the full operating temperature range of –40°C to +85°C for the AD7937AR device.
Does the AD7937AR require external op-amps to generate voltage outputs?
Yes, the AD7937AR is a current-output DAC and requires external operational amplifiers with feedback resistors (RFBA/RFBB) connected to IOUTA/IOUTB to convert output current to voltage. Figures 4 and 5 in the AD7937AR datasheet show standard configurations using AD712 or AD644 op-amps, and the device's output capacitance (70–140 pF) must be considered when selecting compensation components.
How does the AD7937AR achieve simultaneous update of both DAC channels?
The AD7937AR achieves simultaneous update via its double-buffered architecture: data is first loaded into separate input registers (under CS/WR/A0/A1 control), then transferred to both DAC registers concurrently when the UPD signal is pulsed low. This ensures glitch-free, co-timed output transitions - a core feature confirmed in the Functional Block Diagram and Truth Table of the AD7937AR datasheet.
Can AGNDA and AGNDB be biased to different DC potentials in the AD7937AR?
Yes, the AD7937AR explicitly supports independent biasing of AGNDA and AGNDB, as demonstrated in Figure 6 of the datasheet where AGNDA is grounded and AGNDB is biased to +5 V. This capability enables mixed-mode operation - for example, unipolar output from DAC A and bipolar output from DAC B - and is a defining feature of the AD7937AR's analog architecture.
What is the purpose of the CLR pin on the AD7937AR, and is it synchronous or asynchronous?
The CLR (Clear) pin on the AD7937AR is an asynchronous, active-low input that immediately resets all internal registers - including input and DAC registers - to zero regardless of clock or timing state. This function is critical for deterministic startup and calibration routines, and its asynchronous nature is specified in the Pin Function Descriptions and Truth Table sections of the AD7937AR datasheet.
AD7937AR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of Bits:
- 12
- Number of D/A Converters:
- 2
- Settling Time:
- 1µs
- Output Type:
- Current - Unbuffered
- Differential Output:
- No
- Data Interface:
- Parallel
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- INL/DNL (LSB):
- ±1 (Max), ±1 (Max)
- Architecture:
- R-2R
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7937AR FAQ
1.How can I place an order for AD7937AR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7937AR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7937AR reliable?
The price and inventory of AD7937AR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7937AR is usually 5 days.
3.What payment methods are accepted for AD7937AR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7937AR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7937AR?
AD7937AR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7937AR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7937AR?
For technical support, including AD7937AR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7937AR requirements.
6.How does Aetrix verify that AD7937AR is sourced from the original manufacturer or authorized distributors?
All AD7937AR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7937AR meets industry standards.
7.What is the process for return or replacement of AD7937AR?
All AD7937AR units undergo pre-shipment inspection (PSI). If there is an issue with AD7937AR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7937AR part is unused and in its original packaging.
Return procedure for AD7937AR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7937AR Tags
-
MCP47A1T-A0E/LT
Microchip Technology
-
MCP4706A0T-E/CH
Microchip Technology
-
MCP4716A0T-E/MAY
Microchip Technology
-
MCP4716A0T-E/CH
Microchip Technology
-
MCP4726A0T-E/CH
Microchip Technology
-
MCP4725A0T-E/CH
Microchip Technology
-
MCP4725A1T-E/CH
Microchip Technology
-
MCP4725A2T-E/CH
Microchip Technology
-
MCP4726A1T-E/CH
Microchip Technology
-
MCP4726A3T-E/CH
Microchip Technology
-
MCP4726A2T-E/CH
Microchip Technology
-
MCP4726A0T-E/MAY
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
