Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. AD7952BCPZ

Name: AD7952BCPZ
Brand: Analog Devices Inc.
SKU: AD7952BCPZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD7952BCPZ

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 48-VFQFN Exposed Pad, CSP

Datasheet:: AD7952BCPZ.pdf

Description:: IC ADC 14BIT SAR 48LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,857

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD7952BCPZ from Analog Devices is a 14-bit, 1 MSPS, fully differential successive approximation register (SAR) ADC with programmable input ranges (±5 V, ±10 V, 0–5 V, 0–10 V), iCMOS® process technology, and dual parallel/serial (SPI-compatible) interface. It features no pipeline delay, internal 5 V reference (3 ppm/°C drift), and operates from −40°C to +85°C - used in high-speed data acquisition systems requiring precision timing and low-latency conversion.

For engineers reviewing the AD7952BCPZ datasheet, AD7952BCPZ pinout, AD7952BCPZ application, or AD7952BCPZ equivalent, key selection criteria include differential input support, warp/normal/impulse mode throughput scaling, internal reference stability, 48-lead LFCSP package thermal performance, and hardware/software-configurable input range and sampling mode.

Technical Context

The AD7952BCPZ implements a charge redistribution SAR architecture with no pipeline latency, enabling deterministic conversion timing critical for real-time control loops. Its iCMOS® high-voltage process supports ±15 V analog supply rails (VCC/VEE) while maintaining 5 V logic compatibility on DVDD/OVDD/AVDD.

Configuration is supported via dedicated hardware pins (WARP, IMPULSE, TEN, BIPOLAR) or serial software register writes through a dedicated SPI-compatible configuration port. Input range and operating mode are decoupled - e.g., ±10 V full-scale can be selected independently of warp mode (1 MSPS) or impulse mode (670 kSPS).

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	14-bit with no missing codes - guarantees monotonicity and full code coverage across all input ranges.
Throughput Rate	1 MSPS in warp mode - enables single-cycle acquisition at 1 μs conversion time for burst-mode signal capture.
Differential Input Range	Configurable to ±10 V (40 V p-p) - supports industrial sensor outputs without external level-shifting amplifiers.
INL Error	±1 LSB max (±61 ppm FSR) - ensures <0.006% absolute accuracy for calibration-critical instrumentation.
SNR	85 dB @ 2 kHz - delivers >13.8 effective number of bits (ENOB) for high-fidelity spectral analysis.
Internal Reference	5.000 V ±35 mV, 3 ppm/°C drift - eliminates need for external reference in space-constrained designs.
Power Dissipation	235 mW @ 1 MSPS - balances speed and thermal load in dense PCB layouts with 7 mm × 7 mm LFCSP package.

Pinout & Package

AD7952BCPZ is packaged in a 48-lead LFCSP (7 mm × 7 mm) with exposed pad connected to VEE for thermal management. Pin functions are validated per Analog Devices' Rev. A datasheet (pages 8–11), including dual-mode digital I/O mapping for parallel (D[13:0]) and serial (SDOUT, SDCLK, SYNC) interfaces.

Pin/Terminal	Circuit Role	Design Meaning
CNVST	Conversion Start Trigger	Falling-edge–sensitive input that initiates sample-and-hold hold phase and starts SAR conversion sequence.
BUSY	Conversion Status Flag	Active-high open-drain output indicating conversion in progress; falling edge signals data readiness.
IN+, IN−	Differential Analog Inputs	High-impedance, fully differential inputs supporting true bipolar operation up to ±10 V with 75 dB CMRR at 100 kHz.
REF	Reference I/O Terminal	Configurable as 5 V internal reference output (PDREF = low) or external reference input (PDREF = high) with 22 μF decoupling requirement.
SER/PAR	Interface Mode Select	Hardware-selectable parallel (low) or serial (high) interface - determines D[13:0] bus behavior and pin multiplexing.
WARP / IMPULSE	Sampling Mode Control	Two-pin encoding selects among warp (1 MSPS), normal (800 kSPS), and impulse (670 kSPS) modes - scales power vs. speed without firmware changes.

Key Features

Feature	Design Value
Programmable Input Ranges	Four hardware-selectable ranges (0–5 V, 0–10 V, ±5 V, ±10 V) eliminate external gain/level-shift circuitry in multi-sensor systems.
No Pipeline Delay	SAR architecture provides immediate data availability after BUSY deassertion - essential for closed-loop feedback with sub-microsecond latency.
iCMOS® Process Integration	Enables ±15 V analog supplies (VCC/VEE) alongside 5 V digital rails - simplifies isolated front-end design in process control I/O modules.
Dual Interface Support	Parallel 14-bit bus (8-/14-bit configurable) and SPI/QSPI/MICROWIRE-compatible serial port allow flexible host processor integration (FPGA, DSP, microcontroller).
Temperature Monitoring	Integrated TEMP pin outputs 311 mV @ 25°C with 1 mV/°C slope - enables on-chip thermal diagnostics without external sensors.

Applications

Process Control Loop Sampling	Medical Ultrasound Beamforming
Use Scenario: High-precision acquisition of 4–20 mA current loop signals conditioned by ±10 V-output isolation amplifiers in PLC analog input modules. IC Role / Device Role / Timing Role: Primary SAR ADC capturing synchronized multi-channel voltage samples at 670 kSPS in impulse mode to match control cycle timing. Use Value: ±10 V input range and 75 dB CMRR reject common-mode noise from industrial motor drives, while 14-bit resolution meets SIL-2 functional safety linearity requirements.	Use Scenario: Digitizing RF echo signals from phased-array transducers operating at 2–10 MHz center frequencies in portable ultrasound systems. IC Role / Device Role / Timing Role: Differential front-end ADC providing 85 dB SNR and 45 MHz −3 dB bandwidth to preserve time-domain fidelity of short-duration pulses. Use Value: No pipeline delay enables real-time envelope detection and beam steering calculations within FPGA-based digital backend, reducing system latency below 2 μs.
Spectrum Analyzer Front-End	Automated Test Equipment (ATE)
Use Scenario: Capturing wideband IF signals (DC–20 MHz) for FFT-based spectral analysis in benchtop RF analyzers with 100 MS/s equivalent sampling via interleaving. IC Role / Device Role / Timing Role: High-speed differential ADC operating in warp mode (1 MSPS) with precise aperture jitter (5 ps rms) to minimize FFT bin smearing. Use Value: 102 dB SFDR and 85 dB SNR ensure accurate amplitude measurement of adjacent tones separated by >80 dB, meeting IEEE 1057 standard compliance.	Use Scenario: Multi-site parametric testing of mixed-signal ICs requiring simultaneous voltage/current measurements across 16+ DUT channels with synchronized trigger alignment. IC Role / Device Role / Timing Role: Channelized acquisition node using hardware-configured input ranges and parallel interface for deterministic data transfer to test controller. Use Value: Hardware pin-strapping (TEN/BIPOLAR/WARP) enables per-channel range and speed configuration without serial reprogramming - cuts test sequence overhead by >15%.

Process Control Loop Sampling

Medical Ultrasound Beamforming

Use Scenario: High-precision acquisition of 4–20 mA current loop signals conditioned by ±10 V-output isolation amplifiers in PLC analog input modules.

IC Role / Device Role / Timing Role: Primary SAR ADC capturing synchronized multi-channel voltage samples at 670 kSPS in impulse mode to match control cycle timing.

Use Value: ±10 V input range and 75 dB CMRR reject common-mode noise from industrial motor drives, while 14-bit resolution meets SIL-2 functional safety linearity requirements.

Use Scenario: Digitizing RF echo signals from phased-array transducers operating at 2–10 MHz center frequencies in portable ultrasound systems.

IC Role / Device Role / Timing Role: Differential front-end ADC providing 85 dB SNR and 45 MHz −3 dB bandwidth to preserve time-domain fidelity of short-duration pulses.

Use Value: No pipeline delay enables real-time envelope detection and beam steering calculations within FPGA-based digital backend, reducing system latency below 2 μs.

Spectrum Analyzer Front-End

Automated Test Equipment (ATE)

Use Scenario: Capturing wideband IF signals (DC–20 MHz) for FFT-based spectral analysis in benchtop RF analyzers with 100 MS/s equivalent sampling via interleaving.

IC Role / Device Role / Timing Role: High-speed differential ADC operating in warp mode (1 MSPS) with precise aperture jitter (5 ps rms) to minimize FFT bin smearing.

Use Value: 102 dB SFDR and 85 dB SNR ensure accurate amplitude measurement of adjacent tones separated by >80 dB, meeting IEEE 1057 standard compliance.

Use Scenario: Multi-site parametric testing of mixed-signal ICs requiring simultaneous voltage/current measurements across 16+ DUT channels with synchronized trigger alignment.

IC Role / Device Role / Timing Role: Channelized acquisition node using hardware-configured input ranges and parallel interface for deterministic data transfer to test controller.

Use Value: Hardware pin-strapping (TEN/BIPOLAR/WARP) enables per-channel range and speed configuration without serial reprogramming - cuts test sequence overhead by >15%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-speed SAR ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD7960BCPZ	18-bit resolution, 5 MSPS, same 48-lead LFCSP package but requires external reference and has higher power (450 mW @ 5 MSPS).	Targeted at ultra-high-resolution applications (e.g., metrology) where ENOB >16 is mandatory; lacks integrated 5 V reference.	Select when resolution priority exceeds 14 bits and external reference infrastructure already exists.
ADS8860IRGET	16-bit, 1 MSPS, SPI-only interface, single-supply (2.5–5 V), no bipolar input support, lower power (15 mW @ 1 MSPS).	Suited for battery-powered portable instruments needing unipolar 0–VREF inputs only; lacks hardware-configurable ranges and differential input flexibility.	Select for cost-sensitive, low-power, unipolar-only designs where pin count and layout simplicity outweigh bipolar capability.

Compared with AD7952BCPZ, AD7960BCPZ trades integrated reference and lower power for higher resolution and speed, while ADS8860IRGET sacrifices bipolar range and hardware configurability for reduced supply complexity and quiescent current - making AD7952BCPZ optimal for industrial-grade differential acquisition with minimal external components.

Availability

AD7952BCPZ is available at Aetrix Electronics and suitable for process control, medical instrumentation, high-speed data acquisition, and automated test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for AD7952BCPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.

The AD7952BCPZ belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered for applications demanding high speed, high resolution, and flexible interface options in harsh industrial and medical environments.

FAQ

What input voltage ranges does the AD7952BCPZ support, and how are they selected?

The AD7952BCPZ supports four differential input ranges: 0 V to 5 V, 0 V to 10 V, ±5 V, and ±10 V. Selection is performed via hardware pins TEN and BIPOLAR - no software configuration required. For example, setting TEN = high and BIPOLAR = low configures the ±5 V range (20 V p-p). This hardware-based selection ensures deterministic setup during power-up and eliminates firmware dependencies in safety-critical systems. The AD7952BCPZ datasheet Table 1 confirms these mappings and specifies input common-mode voltage constraints for each range.

Does the AD7952BCPZ require an external reference, or does it include an internal one?

The AD7952BCPZ includes a 5 V internal reference with typical drift of 3 ppm/°C over −40°C to +85°C, accessible at the REF pin when PDREF and PDBUF are driven low. An external reference (4.75 V to AVDD + 0.1 V) may be used instead by setting PDREF = high, disabling the internal reference. The internal reference eliminates BOM cost and board area for external references in space-constrained designs, while the external option supports systems requiring tighter initial accuracy or different reference voltages. Both configurations require ≥22 μF decoupling capacitance on the REF pin per the AD7952BCPZ datasheet Section "Reference Decoupling".

How does the AD7952BCPZ handle conversion timing in warp, normal, and impulse modes?

The AD7952BCPZ offers three hardware-selectable sampling modes: warp mode achieves 1 MSPS with 1 μs conversion time and 1 ms minimum inter-conversion interval; normal mode delivers 800 kSPS with 1.25 μs conversion time and asynchronous triggering; impulse mode operates at 670 kSPS with 1.49 μs conversion time and dynamic power scaling. Mode selection uses WARP and IMPULSE pins - e.g., WARP = high and IMPULSE = low selects warp mode. All modes retain zero pipeline delay, meaning conversion results are latched immediately upon BUSY deassertion. Timing parameters are fully specified in AD7952BCPZ datasheet Table 3.

Can the AD7952BCPZ interface with both parallel and serial host processors?

Yes, the AD7952BCPZ supports both parallel and serial interfaces via the SER/PAR pin. When SER/PAR = low, it operates in parallel mode with D[13:0] as a 14-bit bidirectional data bus, controlled by RD, CS, and BUSY. When SER/PAR = high, it switches to serial mode, repurposing pins D5–D9 and D11–D13 as SDIN, SDOUT, SDCLK, SYNC, SCIN, SCCLK, and SCCS. The serial interface is SPI-, QSPI™-, and MICROWIRE™-compatible, supporting both master (internal clock) and slave (external clock) configurations. This dual-interface capability allows seamless integration with FPGAs (parallel) and microcontrollers (serial) without redesigning the PCB layout.

What package type and thermal characteristics apply to the AD7952BCPZ?

The AD7952BCPZ is supplied in a 48-lead LFCSP package measuring 7 mm × 7 mm with an exposed pad. Per the AD7952BCPZ datasheet, the exposed pad must be connected to VEE for optimal thermal performance - θJA is 26°C/W in free air. This compact, thermally enhanced package enables high-density placement in industrial modules and medical devices where airflow is limited. The LFCSP footprint reduces parasitic inductance compared to LQFP, improving high-frequency analog performance. Pin 1 location and land pattern dimensions are detailed in the "Outline Dimensions" section (page 32) of the official datasheet.

AD7952BCPZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: iCMOS®, PulSAR®

Package/Case:: 48-VFQFN Exposed Pad, CSP

Packaging:: Tray

Product Status:: Obsolete

Number of Bits:: 14

Sampling Rate (Per Second):: 1M

Number of Inputs:: 1

Input Type:: Differential

Data Interface:: SPI, Parallel, DSP

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: SAR

Reference Type:: External, Internal

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 5V

Features:: -

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 48-LFCSP-VQ (7x7)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

AD7952BCPZ FAQ

1.How can I place an order for AD7952BCPZ through Aetrix?

Please submit a Request for Quotation (RFQ) for AD7952BCPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD7952BCPZ reliable?

The price and inventory of AD7952BCPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7952BCPZ is usually 5 days.

3.What payment methods are accepted for AD7952BCPZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7952BCPZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD7952BCPZ?

AD7952BCPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD7952BCPZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD7952BCPZ?

For technical support, including AD7952BCPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7952BCPZ requirements.

6.How does Aetrix verify that AD7952BCPZ is sourced from the original manufacturer or authorized distributors?

All AD7952BCPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7952BCPZ meets industry standards.

7.What is the process for return or replacement of AD7952BCPZ?

All AD7952BCPZ units undergo pre-shipment inspection (PSI). If there is an issue with AD7952BCPZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD7952BCPZ part is unused and in its original packaging.

Return procedure for AD7952BCPZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…