Analog Devices Inc. AD7960BCPZ-RL7
- Part No.:
- AD7960BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD7960BCPZ-RL7.pdf
- Description:
- IC ADC 18BIT SAR 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,022
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7960BCPZ-RL7 from Analog Devices is an 18-bit, 5 MSPS charge redistribution successive approximation register (SAR) analog-to-digital converter with true differential input, ±4.096 V or ±5 V input range, and LVDS serial interface. It delivers 99 dB SNR, ±0.8 LSB typical INL, and zero pipeline latency-enabling high-fidelity digitization in MRI gradient control and digital X-ray acquisition systems.
For engineers reviewing the AD7960BCPZ-RL7 datasheet, AD7960BCPZ-RL7 pinout, AD7960BCPZ-RL7 application, or AD7960BCPZ-RL7 equivalent, key selection criteria include throughput vs. power trade-offs (39–64.5 mW), echo/self-clocked LVDS interface mode selection, reference buffer enable/disable configuration, and thermal stability across −40°C to +85°C operation.
Technical Context
The AD7960BCPZ-RL7 implements a fully differential SAR architecture with no pipeline delay, enabling real-time sampling for time-critical applications like computed tomography and spectroscopy. Its internal conversion clock, configurable reference buffer (2.048 V → 4.096 V or external 4.096 V/5 V), and dual-mode CNV± control (LVDS or CMOS) support flexible system integration.
It features a 28 MHz (EN2 = 0) or 9 MHz (EN2 = 1) −3 dB input bandwidth, aperture jitter of 1 ps, and oversampled dynamic range up to 120 dB at OSR = 256-making it suitable for high-resolution DC-coupled and wideband AC signal acquisition where linearity and noise floor are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit with no missing codes-guarantees monotonicity and full code coverage for precision measurement systems. |
| Throughput Rate | 5 MSPS maximum-supports real-time capture of fast transients in test equipment and IR camera readout. |
| SNR / THD | 99 dB SNR and −117 dB THD at 1 kHz-enables >16 ENOB for low-distortion spectral analysis. |
| Analog Input Range | True differential ±4.096 V or ±5 V-simplifies front-end design by eliminating level-shifting for bipolar sensor interfaces. |
| Power Dissipation | 39 mW (self-clocked, external ref) to 64.5 mW (echoed clock, internal ref)-allows optimization for portable or thermally constrained systems. |
| Interface | LVDS serial output with self-clocked or echoed clock modes-reduces EMI and supports long trace routing in noisy industrial environments. |
| Operating Temperature | −40°C to +85°C-validated for deployment in medical imaging enclosures and industrial data acquisition racks. |
Pinout & Package
AD7960BCPZ-RL7 is housed in a 32-lead, 5 mm × 5 mm LFCSP (QFN) package with exposed pad (EP) for thermal management. Pin assignments follow standard Analog Devices LFCSP layout with dedicated analog/digital supplies, differential LVDS I/O, and configurable enable/control pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN− | Differential analog input | Accepts antiphase 0–4.096 V or 0–5 V swing; common-mode voltage set by VCM pin; requires matched PCB routing. |
| CNV+, CNV− | Conversion trigger input | LVDS or CMOS-compatible edge-sensitive control; rising edge initiates sampling-no hold-time constraints due to SAR architecture. |
| D+, D− / DCO+, DCO− | LVDS data and clock outputs | Self-clocked mode uses DCO+ grounded; echoed mode mirrors CLK±-determines host FPGA/CPLD capture timing strategy. |
| REF / REFIN | Reference voltage interface | REF accepts 4.096 V or 5 V external reference; REFIN accepts 2.048 V for internal buffered 4.096 V generation-configurable via EN0–EN3. |
| VDD1, VDD2, VIO | Power supply rails | VDD1 = 5 V (analog core), VDD2 = 1.8 V (SAR logic), VIO = 1.8 V (LVDS I/O)-requires separate decoupling per rail per datasheet guidelines. |
| VCM | Common-mode output | Provides REF/2 voltage for driving differential amplifier common-mode nodes-reduces external component count. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Zero-latency conversion enables deterministic timing in closed-loop control systems such as MRI gradient waveform generation. |
| Oversampled dynamic range | 120 dB at OSR = 256-extends effective resolution for low-frequency DC measurements without external averaging hardware. |
| Aperture jitter | 1 ps-minimizes sampling uncertainty, preserving SNR at high input frequencies up to 28 MHz bandwidth. |
| Configurable reference buffer | EN0–EN3 pins select between internal 2.048 V → 4.096 V buffering or direct 4.096 V/5 V external reference-optimizes power vs. accuracy trade-off. |
| LVDS interface modes | Self-clocked (DCO+ grounded) or echoed clock (DCO± = CLK±)-supports both synchronous and source-synchronous capture architectures. |
Applications
| Digital X-ray Imaging | Computed Tomography (CT) |
|---|---|
|
Use Scenario: Digitizing high-dynamic-range signals from flat-panel X-ray detectors with minimal noise floor impact. IC Role / Device Role / Timing Role: Primary ADC capturing 5 MSPS pixel data streams with 18-bit fidelity and <1 ps aperture jitter. Use Value: 100 dB dynamic range preserves low-contrast tissue differentiation; LVDS interface rejects EMI in high-voltage X-ray generator proximity. |
Use Scenario: Sampling fast-rising gradient coil feedback signals during rapid magnetic field ramping. IC Role / Device Role / Timing Role: Real-time, zero-latency ADC for closed-loop gradient current control with sub-microsecond timing determinism. Use Value: No pipeline delay ensures immediate feedback response; ±0.8 LSB INL maintains spatial encoding accuracy across full temperature range. |
| High-Speed Spectroscopy | MRI Gradient Control |
|
Use Scenario: Capturing transient absorption spectra from pulsed laser sources with precise timing alignment. IC Role / Device Role / Timing Role: High-SNR ADC synchronized to laser pulse via CNV± edge; supports self-clocked LVDS for jitter-free data capture. Use Value: 99 dB SNR resolves weak spectral peaks; 28 MHz input bandwidth captures fast photodiode transients without aliasing. |
Use Scenario: Monitoring gradient coil current waveforms during echo-planar imaging sequences requiring microsecond-level fidelity. IC Role / Device Role / Timing Role: Precision ADC interfacing with isolated current sense amplifiers; operates in echoed clock mode for FPGA-aligned sampling. Use Value: ±2 LSB max INL ensures geometric fidelity in reconstructed images; 32-lead LFCSP enables compact placement near gradient driver PCB sections. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-resolution ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7961BCPZ-RL7 | 16-bit, 5 MSPS, same LFCSP-32 package and LVDS interface-but lower resolution and 95 dB SNR. | Suitable for cost-sensitive CT detector channels where 16-bit fidelity suffices and board space must match AD7960 footprint. | Select when resolution requirement is ≤16 bits and legacy layout reuse is prioritized over SNR headroom. |
| AD7982BRUZ | 18-bit, 1 MSPS, TSSOP-20 package, SPI interface, no LVDS-lower throughput, different interface, smaller package. | Fits space-constrained portable test equipment where 1 MSPS suffices and LVDS routing complexity must be avoided. | Choose for battery-powered handheld analyzers needing 18-bit resolution but not 5 MSPS speed or differential LVDS robustness. |
Compared with AD7961BCPZ-RL7 and AD7982BRUZ, AD7960BCPZ-RL7 uniquely combines 18-bit resolution, 5 MSPS throughput, true differential LVDS interface, and zero-latency SAR architecture-making it irreplaceable in applications demanding simultaneous high speed, high fidelity, and deterministic timing.
Availability
AD7960BCPZ-RL7 is available at Aetrix Electronics and suitable for digital imaging systems, MRI gradient control, and high-speed data acquisition requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for AD7960BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and medical electronics markets.
The AD7960 belongs to Analog Devices' PulSAR® family of high-speed SAR ADCs, designed specifically for applications demanding both high resolution and high throughput-such as medical imaging, scientific instrumentation, and automated test equipment.
FAQ
What is the maximum throughput rate supported by the AD7960BCPZ-RL7?
The AD7960BCPZ-RL7 supports a maximum throughput rate of 5 MSPS, corresponding to a minimum conversion cycle time of 200 ns. This is achievable in both self-clocked and echoed clock LVDS interface modes, with timing validated across the full −40°C to +85°C operating temperature range per the official datasheet Rev. C specifications.
Does the AD7960BCPZ-RL7 include an internal reference buffer?
Yes, the AD7960BCPZ-RL7 includes an internal reference buffer that can generate a 4.096 V output from a 2.048 V input applied to the REFIN pin. The buffer is enabled or disabled via the EN0–EN3 configuration pins; when enabled, it adds ~18 mW to total power dissipation but eliminates need for external reference buffering circuitry.
What are the supported analog input voltage ranges for the AD7960BCPZ-RL7?
The AD7960BCPZ-RL7 supports two true differential input voltage ranges: ±4.096 V (with 4.096 V reference) or ±5 V (with 5 V reference). The input pins (IN+, IN−) swing 180° out of phase between 0 V and the selected reference voltage, and the common-mode voltage is internally set to VCM = REF/2.
How does the LVDS interface of the AD7960BCPZ-RL7 operate in self-clocked versus echoed clock mode?
In self-clocked mode (DCO+ grounded), the AD7960BCPZ-RL7 outputs a 20-bit frame (2-bit header + 18-bit data) with built-in synchronization; in echoed clock mode (DCO± active), DCO± replicates CLK± and data is sampled on the rising edge of DCO+. Both modes use LVDS signaling compliant with ANSI-644, supporting noise-immune communication over longer traces.
Is the AD7960BCPZ-RL7 pin-compatible with other PulSAR® ADCs like the AD7961BCPZ-RL7?
Yes, the AD7960BCPZ-RL7 and AD7961BCPZ-RL7 share identical 32-lead LFCSP (5 mm × 5 mm) packaging and pinout-including matching VDD1/VDD2/VIO, IN+/IN−, CNV±, D±, DCO±, CLK±, REF, and EN0–EN3 assignments-enabling drop-in replacement where 16-bit resolution is acceptable and system firmware supports the reduced word length.
AD7960BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-LFCSP-WQ (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7960BCPZ-RL7 FAQ
1.How can I place an order for AD7960BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7960BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7960BCPZ-RL7 reliable?
The price and inventory of AD7960BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7960BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD7960BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7960BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7960BCPZ-RL7?
AD7960BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7960BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7960BCPZ-RL7?
For technical support, including AD7960BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7960BCPZ-RL7 requirements.
6.How does Aetrix verify that AD7960BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD7960BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7960BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD7960BCPZ-RL7?
All AD7960BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7960BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7960BCPZ-RL7 part is unused and in its original packaging.
Return procedure for AD7960BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7960BCPZ-RL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

