Analog Devices Inc. AD7961BCPZ-RL7
- Part No.:
- AD7961BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD7961BCPZ-RL7.pdf
- Description:
- IC ADC 16BIT SAR 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,104
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7961BCPZ-RL7 from Analog Devices is a 16-bit, 5 MSPS charge redistribution successive approximation register (SAR) analog-to-digital converter with true differential input, ±4.096 V or ±5 V input range, 95.5 dB SNR, and LVDS serial interface. It operates across −40°C to +85°C and delivers no missing codes with ±0.55 LSB max INL - deployed in high-speed digital X-ray and MRI gradient control systems where latency-free sampling and dc precision are critical.
For engineers reviewing the AD7961BCPZ-RL7 datasheet, AD7961BCPZ-RL7 pinout, AD7961BCPZ-RL7 application, or AD7961BCPZ-RL7 equivalent, key selection criteria include its 5 MSPS throughput with zero pipeline delay, self-clocked or echoed clock LVDS interface timing, differential input common-mode range alignment with VCM output, and internal reference buffer configurability for ±4.096 V or ±5 V full-scale operation.
Technical Context
The AD7961BCPZ-RL7 implements a charge redistribution SAR architecture with dual 16-bit capacitive DAC arrays, enabling simultaneous acquisition on IN+ and IN− with antiphase voltage swings. Its conversion is triggered on the CNV± edge, and all 16-bit results are serialized via LVDS outputs (D+, D−) synchronized to either internal self-clocking or externally echoed CLK±.
It supports two digital interface modes: self-clocked (DCO+ grounded) with 18-bit frame format (2-bit header + 16 data bits), and echoed clock (DCO± = CLK±) with 16-bit LSB-aligned output. The VCM pin provides a precise REF/2 common-mode voltage, while EN0–EN3 configure reference buffer enablement, input bandwidth (9 MHz or 28 MHz), and VCM output activation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with guaranteed no missing codes - ensures monotonicity and deterministic code mapping for closed-loop control. |
| Throughput Rate | 5 MSPS - enables real-time capture of fast transient signals in spectroscopy and computed tomography. |
| SNR / THD | 95.5 dB / −116 dB at 1 kHz - supports high-fidelity signal reconstruction with minimal quantization and harmonic distortion. |
| Analog Input Range | True differential ±4.096 V or ±5 V - matches standard precision reference sources and simplifies front-end amplifier design. |
| INL / DNL | ±0.55 LSB max / ±0.25 LSB max - preserves absolute accuracy over temperature for calibration-sensitive medical imaging. |
| Power Dissipation | 46.5 mW at 5 MSPS (external ref, echoed clock) - balances speed and thermal budget in dense PCB layouts. |
| Interface Standard | ANSI-644 LVDS - provides noise-immune, low-skew serial data transmission up to 300 MHz clock rate. |
Pinout & Package
AD7961BCPZ-RL7 is housed in a 32-lead, 5 mm × 5 mm LFCSP (QFN) package with exposed pad (EP) for thermal management. Pin assignments follow the standard Analog Devices LFCSP_VQ footprint with dual power domains (VDD1/VDD2/VIO) and dedicated reference ground (REF_GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN− | Differential analog inputs | Accept antiphase 0–4.096 V or 0–5 V swing; require matched trace lengths and controlled impedance for optimal CMRR. |
| CNV+, CNV− | Conversion control inputs | LVDS or CMOS-compatible trigger; rising edge initiates sampling - CNV− grounded enables CMOS mode. |
| D+, D− | LVDS serial data outputs | Output 16-bit twos-complement result; timing referenced to DCO+ (self-clocked) or CLK+ (echoed clock). |
| DCO+, DCO− | LVDS clock output | Grounding DCO+ selects self-clocked mode; otherwise mirrors CLK± for echoed clock synchronization. |
| REF, REFIN | Reference voltage terminals | REF accepts external 4.096 V or 5 V; REFIN accepts 2.048 V to enable internal 4.096 V buffered reference. |
| VCM | Common-mode output | Provides stable REF/2 voltage for driving ADC driver amplifiers' common-mode node. |
| EN0–EN3 | Configuration enable pins | Set reference buffer state, input bandwidth (EN2), and VCM enable (EN3) per Table 9 in datasheet. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Zero-latency SAR architecture enables immediate result availability - essential for time-critical feedback loops in MRI gradient control. |
| Configurable reference buffer | Internal buffer generates 4.096 V from 2.048 V REFIN, or disables for direct 4.096 V/5 V REF input - reduces BOM count and layout complexity. |
| Two LVDS interface modes | Self-clocked (with 2-bit sync header) or echoed clock - allows flexible host controller integration without requiring external clock distribution. |
| VCM output | Stable REF/2 voltage source eliminates need for external resistor divider - improves common-mode accuracy and reduces drift in high-gain front ends. |
| Input bandwidth selection | EN2 pin switches between 28 MHz (full bandwidth) and 9 MHz (low-noise mode) - optimizes SNR vs. aliasing trade-off per application. |
Applications
| Digital X-ray Imaging | Computed Tomography (CT) |
|---|---|
Use Scenario: Digitizing high-resolution detector array outputs during rapid X-ray pulse exposure. IC Role / Device Role / Timing Role: Primary high-speed ADC capturing 16-bit projection data at >3 MSPS with deterministic timing and no missing codes. Use Value: 95.5 dB SNR and ±0.55 LSB INL preserve low-contrast detail in soft-tissue imaging; LVDS interface rejects EMI in high-noise gantry environments. |
Use Scenario: Sampling multi-channel detector signals during rotating gantry acquisition with strict channel-to-channel skew requirements. IC Role / Device Role / Timing Role: Zero-latency SAR ADC providing synchronized, jitter-free samples across parallel channels for image reconstruction. Use Value: Aperture jitter of 1 ps and 200 ns cycle time ensure sub-pixel spatial fidelity; self-clocked mode eliminates inter-channel clock skew. |
| MRI Gradient Control | High-Speed Data Acquisition Systems |
Use Scenario: Closed-loop monitoring of gradient coil current/voltage waveforms during ultra-fast echo-planar imaging sequences. IC Role / Device Role / Timing Role: Real-time feedback ADC sampling at 5 MSPS with <1.6 ns aperture delay to capture fast transients without phase lag. Use Value: True differential input rejects common-mode noise from switching power amplifiers; VCM output simplifies driver biasing. |
Use Scenario: Modular digitizer modules for automated test equipment requiring calibrated, high-throughput analog capture. IC Role / Device Role / Timing Role: Precision ADC core supporting multiple reference options (4.096 V/5 V) and configurable LVDS framing for FPGA host interfacing. Use Value: 46.5 mW power at 5 MSPS enables dense channel packing; EN0–EN3 pins allow runtime reconfiguration of reference and bandwidth. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit resolution, same 5 MSPS throughput, identical LFCSP-32 package and LVDS interface - but requires external 5 V reference only; no internal buffer option. | Better suited for applications demanding higher dynamic range (115 dB oversampled DR) where 2-bit resolution gain outweighs reference flexibility. | Select AD7960BCPZ-RL7 when 18-bit precision is mandatory and external 5 V reference infrastructure already exists. |
| AD7626BCPZ-RL7 | 16-bit, 10 MSPS, pseudo-differential input, parallel CMOS interface - lacks LVDS, differential input, and internal reference buffer; uses different 48-lead LFCSP. | Targeted at high-throughput industrial DAQ where parallel bus timing and board space permit larger package and higher power (110 mW). | Choose AD7626BCPZ-RL7 only if system demands >5 MSPS and can accommodate parallel interface layout and higher thermal load. |
Compared with AD7961BCPZ-RL7, AD7960BCPZ-RL7 trades reference flexibility for 2 extra bits of resolution, while AD7626BCPZ-RL7 sacrifices differential input integrity and serial noise immunity to achieve double the throughput - making AD7961BCPZ-RL7 the optimal balance of speed, precision, interface robustness, and design simplicity for medical imaging front ends.
Availability
AD7961BCPZ-RL7 is available at Aetrix Electronics and suitable for digital X-ray imaging, computed tomography, and MRI gradient control systems requiring stable component supply, long-term lifecycle support, and traceable sourcing for Class II medical device manufacturing.
Supply support for AD7961BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with decades of expertise in precision data conversion and signal conditioning.
The AD7961 belongs to Analog Devices' PulSAR® family of high-speed SAR ADCs, designed specifically for demanding medical imaging, scientific instrumentation, and automated test equipment where speed, linearity, and low latency are non-negotiable.
FAQ
What is the maximum sample rate supported by the AD7961BCPZ-RL7?
The AD7961BCPZ-RL7 supports a maximum throughput rate of 5 MSPS (5 million samples per second), with a minimum conversion cycle time of 200 ns. This rate is achievable in both self-clocked and echoed clock LVDS interface modes, and is fully characterized across the −40°C to +85°C operating temperature range. The AD7961BCPZ-RL7 maintains its 16-bit no-missing-codes performance and 95.5 dB SNR at this full rate.
Does the AD7961BCPZ-RL7 require an external reference voltage?
The AD7961BCPZ-RL7 supports both external and internally buffered reference configurations. It can accept a direct 4.096 V or 5 V reference on the REF pin, or use a 2.048 V source on REFIN to enable the internal reference buffer that generates 4.096 V at REF. The AD7961BCPZ-RL7 does not require an external reference when the internal buffer is enabled and properly decoupled.
What interface standards does the AD7961BCPZ-RL7 support for digital output?
The AD7961BCPZ-RL7 features a serial LVDS interface compliant with ANSI-644, delivering 16-bit twos-complement data on D+ and D− pins. It operates in either self-clocked mode (DCO+ grounded, 18-bit frame with 2-bit sync header) or echoed clock mode (DCO± mirrors CLK±, 16-bit LSB-aligned). It does not support SPI, I²C, or parallel CMOS interfaces.
How is the common-mode voltage handled on the AD7961BCPZ-RL7 analog inputs?
The AD7961BCPZ-RL7 provides a dedicated VCM pin that outputs a precise REF/2 voltage, intended to drive the common-mode node of external differential drivers. Its common-mode input range is tightly specified as VREF/2 ± 50 mV, and the VCM output error is limited to ±0.01 V - ensuring accurate biasing and maximizing CMRR without external components.
What package type and thermal characteristics apply to the AD7961BCPZ-RL7?
The AD7961BCPZ-RL7 is supplied in a 32-lead, 5 mm × 5 mm LFCSP_VQ package with exposed pad (EP), offering θJA = 40°C/W and θJC = 4°C/W. The EP must be soldered to the PCB ground plane using multiple thermal vias. This package enables compact layout in high-density medical imaging modules while maintaining thermal performance under continuous 5 MSPS operation.
AD7961BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-LFCSP-WQ (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7961BCPZ-RL7 FAQ
1.How can I place an order for AD7961BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7961BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7961BCPZ-RL7 reliable?
The price and inventory of AD7961BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7961BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD7961BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7961BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7961BCPZ-RL7?
AD7961BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7961BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7961BCPZ-RL7?
For technical support, including AD7961BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7961BCPZ-RL7 requirements.
6.How does Aetrix verify that AD7961BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD7961BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7961BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD7961BCPZ-RL7?
All AD7961BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7961BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7961BCPZ-RL7 part is unused and in its original packaging.
Return procedure for AD7961BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7961BCPZ-RL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

