Analog Devices Inc. AD7982BCPZ-RL
- Part No.:
- AD7982BCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
AD7982BCPZ-RL.pdf
- Description:
- IC ADC 18BIT SAR 10LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,099
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7982BCPZ-RL from Analog Devices is an 18-bit, 1 MSPS successive approximation register (SAR) analog-to-digital converter with true differential input, ±VREF range, zero-latency architecture, and SPI-/QSPI™/MICROWIRE™-compatible serial interface. It operates from a single 2.5 V supply with independent 1.8 V–5 V logic interface (VIO), supports external reference voltages from 2.4 V to 5.1 V, and delivers 98 dB SNR at 1 kHz with 5 V reference-ideal for high-fidelity data acquisition in medical instrumentation and automated test equipment.
For engineers reviewing the AD7982BCPZ-RL datasheet, AD7982BCPZ-RL pinout, AD7982BCPZ-RL application, or AD7982BCPZ-RL equivalent, key selection considerations include its 18-bit no-missing-codes performance, 1 MSPS throughput with 710 ns max conversion time, differential input common-mode rejection of 67 dB at 450 kHz, 7 mW total power at full speed, and dual-package availability in 10-lead LFCSP (CP-10-9) and MSOP (RM-10).
Technical Context
The AD7982BCPZ-RL implements a fully synchronous SAR conversion core triggered by the rising edge of CNV, sampling the voltage difference between IN+ and IN− with aperture delay of just 2 ns. Its zero-latency architecture ensures immediate data availability post-conversion without pipeline delay, and its proprietary serial interface supports both CS mode (3- or 4-wire) and chain mode for multi-ADC daisy-chaining with optional busy indicator.
It features separate analog (VDD, REF, GND) and digital I/O (VIO) supplies, enabling mixed-voltage system integration. The analog input stage accepts true differential signals up to ±5 V with 10 MHz −3 dB bandwidth and 200 nA leakage during acquisition, while the digital interface complies with SPI timing across VIO ranges from 1.71 V to 5.5 V-including sub-2.3 V operation at reduced 800 kSPS throughput.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit with no missing codes-guarantees monotonicity and full code coverage over temperature. |
| Throughput Rate | 1 MSPS at VIO > 2.3 V; 800 kSPS at VIO ≤ 2.3 V-enables real-time sampling in high-speed control loops. |
| INL / DNL | ±2 LSB max INL, −0.85/+1.5 LSB DNL-supports precision measurement within ±0.00076% full-scale error. |
| SNR / SINAD | 98 dB SNR, 97 dB SINAD at fIN = 1 kHz, VREF = 5 V-enables >16-bit effective resolution in clean signal environments. |
| Power Dissipation | 7 mW total at 1 MSPS (4 mW on VDD only)-reduces thermal load and simplifies power delivery in dense PCB layouts. |
| Analog Input Range | True differential ±VREF (e.g., ±5 V), with common-mode range centered at VREF × 0.5-allows direct interfacing with precision differential drivers like ADA4940-1. |
| Reference Voltage | 2.4 V to 5.1 V externally applied-decouples accuracy from supply rails and enables flexible full-scale scaling. |
Pinout & Package
AD7982BCPZ-RL is packaged in a 3 mm × 3 mm, 10-lead lead frame chip scale package (LFCSP, CP-10-9) with exposed pad (EPAD) that must be connected to GND for thermal performance but is not required for electrical functionality.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: REF | Analog reference input | Accepts 2.4 V–5.1 V external reference; requires local 10 μF decoupling to GND for noise immunity. |
| 2: VDD | Analog power supply | 2.375 V–2.625 V single supply; powers core ADC and reference buffer. |
| 3: IN+ | Differential analog input (+) | Swings opposite phase to IN−; supports ±VREF range with 10 MHz bandwidth and 67 dB CMRR at 450 kHz. |
| 4: IN− | Differential analog input (−) | Complements IN+; common-mode voltage must be maintained within VREF × 0.475 to VREF × 0.525. |
| 5: GND | Analog ground | Primary return path for analog circuitry; must be star-connected to minimize noise coupling. |
| 6: CNV | Convert control input | Rising edge initiates sampling; also selects interface mode (CS vs. chain) based on SDI state at edge. |
| 7: SDO | Serial data output | Outputs 18-bit twos-complement result synchronized to SCK; tri-stated when CNV/SDI high in CS mode. |
| 8: SCK | Serial clock input | Drives data shift-out; minimum period 10.5 ns (VIO > 4.5 V); supports daisy-chain readback. |
| 9: SDI | Serial data input | Configures interface mode on CNV edge; in chain mode, propagates upstream ADC data with 18-cycle delay. |
| 10: VIO | Digital I/O supply | 1.71 V–5.5 V logic interface supply; sets VIH/VIL thresholds and enables mixed-voltage host MCU interfacing. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-latency architecture | Conversion result available immediately after tCONV (max 710 ns); eliminates pipeline delay for deterministic timing in closed-loop systems. |
| Dual-interface flexibility | Supports both CS mode (with optional busy indicator) and chain mode-enables scalable multi-channel designs without additional GPIOs. |
| Wide VIO compatibility | Operates with 1.8 V, 2.5 V, 3 V, or 5 V logic supplies-simplifies integration with FPGAs, microcontrollers, and DSPs across voltage domains. |
| Low-power scaling | Power scales linearly with throughput: 70 μW at 10 kSPS enables battery-powered portable instrumentation. |
| High dynamic performance | 99 dB dynamic range and −119 dB THD at 1 kHz allow accurate capture of low-level signals amid high-amplitude interference. |
Applications
| Medical Imaging Front-End | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Digitizing low-noise, wide-dynamic-range analog outputs from CT/MRI detector channels or ultrasound beamformers. IC Role / Device Role / Timing Role: High-precision SAR ADC capturing 18-bit samples at up to 1 MSPS with minimal latency and jitter-sensitive aperture control. Use Value: Enables >99 dB dynamic range and <1 LSB INL error to resolve subtle tissue contrast differences without post-processing correction. |
Use Scenario: High-speed parametric testing of ICs requiring precise DC and AC characterization across temperature and voltage corners. IC Role / Device Role / Timing Role: Primary digitizer in modular ATE digitizer cards, synchronized to system clock via CNV edge and daisy-chained for channel density scaling. Use Value: Delivers 98 dB SNR and 97 dB SINAD at 1 kHz, supporting Class I metrology-grade measurements per IEEE 1057. |
| Data Acquisition Systems (DAQ) | Machine Automation Sensors |
Use Scenario: Centralized industrial DAQ modules acquiring vibration, strain, and temperature signals from distributed sensor nodes. IC Role / Device Role / Timing Role: Precision ADC interfaced to isolated analog front-ends, using external 5 V reference and daisy-chained SDO for compact multi-channel readout. Use Value: 7 mW total power at 1 MSPS reduces thermal drift in sealed enclosures, while ±2 LSB INL ensures traceable calibration across 10+ year service life. |
Use Scenario: Real-time monitoring of motor current, position encoder feedback, and power quality in servo drives and PLC I/O modules. IC Role / Device Role / Timing Role: High-speed analog input channel with zero-latency response, directly sampling current shunt voltages synchronized to PWM switching edges. Use Value: 290 ns acquisition time and 2 ns aperture delay enable accurate current reconstruction even at 20 kHz switching frequencies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7989-5BCPZ-RL | 18-bit, 500 kSPS; lower throughput, improved SNR (100 dB), smaller 10-lead LFCSP footprint (3 mm × 3 mm same). | Better suited for lower-speed, ultra-low-noise applications where 1 MSPS is unnecessary. | Select AD7989-5BCPZ-RL when prioritizing SNR >99 dB over throughput; not drop-in due to different timing and interface defaults. |
| AD4003BRMZ-RL7 | 18-bit, 1 MSPS; enhanced 102 dB SNR, 110 dB SFDR, integrated reference buffer, 10-lead MSOP only. | Optimized for high-interference industrial environments requiring superior AC performance and simplified reference design. | Choose AD4003BRMZ-RL7 when reference buffering and higher SFDR are critical; pinout differs (REF buffered, no VIO pin), requiring layout change. |
Compared with AD7982BCPZ-RL, AD7989-5BCPZ-RL trades speed for noise floor, while AD4003BRMZ-RL adds reference integration and AC performance at the cost of pin compatibility and VIO flexibility-making AD7982BCPZ-RL the optimal balance of speed, power, and interface adaptability for mixed-voltage, multi-ADC systems.
Availability
AD7982BCPZ-RL is available at Aetrix Electronics and suitable for automated test equipment, medical instruments, and machine automation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AD7982BCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The AD7982BCPZ-RL belongs to Analog Devices' precision SAR ADC product line, designed specifically for high-fidelity data acquisition in applications demanding 18-bit resolution, low power, and flexible digital interfacing without sacrificing speed or accuracy.
FAQ
What is the maximum sampling rate of the AD7982BCPZ-RL?
The AD7982BCPZ-RL achieves a maximum throughput of 1 MSPS when VIO exceeds 2.3 V. At VIO ≤ 2.3 V, the maximum rate drops to 800 kSPS due to timing constraints in the serial interface. This behavior is explicitly specified in Table 5 of the Rev. E datasheet and verified across temperature and supply conditions.
Does the AD7982BCPZ-RL require an external reference voltage?
Yes, the AD7982BCPZ-RL requires an external reference voltage applied to the REF pin, which must be between 2.4 V and 5.1 V. The device does not include an internal reference; its full-scale range is ±VREF, and accuracy depends directly on reference stability and noise-hence the requirement for local 10 μF decoupling to GND.
Can the AD7982BCPZ-RL operate with a 1.8 V digital interface supply?
Yes, the AD7982BCPZ-RL supports VIO from 1.71 V to 5.5 V, including 1.8 V logic levels. At 1.8 V, VIH is defined as 0.9 × VIO (1.62 V min) and VIL as +0.1 × VIO (0.18 V max), ensuring reliable interfacing with low-voltage FPGAs and microcontrollers without level-shifting circuitry.
What package types are available for the AD7982BCPZ-RL?
The AD7982BCPZ-RL is offered exclusively in the 10-lead LFCSP (CP-10-9) package: 3 mm × 3 mm body with exposed pad. The "BCPZ" suffix denotes this LFCSP variant; the MSOP version carries the "BRMZ" suffix (e.g., AD7982BRMZ-RL). Both share identical electrical specifications but differ in thermal resistance (θJA = 48.7°C/W for CP-10-9 vs. 200°C/W for RM-10).
How does the daisy-chain mode work on the AD7982BCPZ-RL?
In daisy-chain (chain) mode, the AD7982BCPZ-RL uses SDI as both mode selector and data input: when SDI is low at the CNV rising edge, the device enters chain mode. Conversion results from upstream ADCs propagate through SDI with an 18-cycle delay, allowing multiple AD7982BCPZ-RL devices to share one SDO line and three wires (CNV, SCK, SDI), reducing interconnect complexity in multi-channel systems.
AD7982BCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7982BCPZ-RL FAQ
1.How can I place an order for AD7982BCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7982BCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7982BCPZ-RL reliable?
The price and inventory of AD7982BCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7982BCPZ-RL is usually 5 days.
3.What payment methods are accepted for AD7982BCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7982BCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7982BCPZ-RL?
AD7982BCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7982BCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7982BCPZ-RL?
For technical support, including AD7982BCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7982BCPZ-RL requirements.
6.How does Aetrix verify that AD7982BCPZ-RL is sourced from the original manufacturer or authorized distributors?
All AD7982BCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7982BCPZ-RL meets industry standards.
7.What is the process for return or replacement of AD7982BCPZ-RL?
All AD7982BCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD7982BCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7982BCPZ-RL part is unused and in its original packaging.
Return procedure for AD7982BCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7982BCPZ-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

