Analog Devices Inc. AD7984BCPZ-RL7
- Part No.:
- AD7984BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
AD7984BCPZ-RL7.pdf
- Description:
- IC ADC 18BIT SAR 10LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,368
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD7984BCPZ-RL7 from Analog Devices is an 18-bit, 1.33 MSPS successive approximation register (SAR) analog-to-digital converter with true differential input, ±VREF range, zero-latency architecture, and SPI/QSPI/MICROWIRE-compatible serial interface. It operates from a single 2.5 V supply with separate 1.8 V–5 V I/O voltage (VIO) and supports external reference voltages from 2.9 V to 5.1 V. It delivers 99.7 dB dynamic range and −110.5 dB THD at 1 kHz for high-fidelity data acquisition in precision instrumentation.
For engineers reviewing the AD7984BCPZ-RL7 datasheet, AD7984BCPZ-RL7 pinout, AD7984BCPZ-RL7 application, or AD7984BCPZ-RL7 equivalent, key selection criteria include guaranteed no missing codes, INL ≤ ±2.25 LSB, 10.5 mW total power at full throughput, 10-lead LFCSP package with exposed paddle, and daisy-chain capability for multi-channel systems without FPGA resource overhead.
Technical Context
The AD7984BCPZ-RL7 implements a charge redistribution SAR architecture with on-chip track-and-hold, eliminating pipeline delay and enabling deterministic timing for real-time control loops. Its conversion is initiated by the rising edge of CNV, and the result is available within 500 ns-no internal clock dependency on SCK.
It supports two interface modes: CS mode (using SDI or CNV as chip select) and chain mode (SDI low at CNV edge), both with optional busy indicator. The dual-supply design isolates analog core (VDD) from digital I/O (VIO), allowing interoperability with 1.8 V microcontrollers while maintaining 18-bit integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit with no missing codes-ensures monotonicity and unambiguous code mapping across full scale. |
| Throughput Rate | 1.33 MSPS at VIO > 2.3 V-supports real-time sampling of signals up to ~600 kHz Nyquist bandwidth. |
| INL | ±2.25 LSB max-limits absolute measurement error to ±0.0085% of full scale with 5 V reference. |
| Dynamic Range | 99.7 dB at VREF = 5 V-enables detection of signals 10× smaller than noise floor in medical ECG front-ends. |
| Total Power | 10.5 mW at 1.33 MSPS-achieves 7.9 nJ/conversion efficiency for battery-sensitive portable DAQ. |
| Analog Input Range | True differential ±VREF, with common-mode centered at VREF/2-rejects even-order harmonics and enables direct connection to ADA4941 differential drivers. |
| Reference Voltage | 2.9 V to 5.1 V externally supplied-decouples accuracy from supply rail, supporting ratiometric or precision fixed-reference topologies. |
Pinout & Package
AD7984BCPZ-RL7 is housed in a 10-lead, 3 mm × 3 mm LFCSP package (CP-10-9) with exposed thermal paddle. Pin 1 is REF; pin 5 is GND; pin 6 is CNV; pin 10 is VIO. The exposed paddle must be connected to GND for optimal thermal performance (θJA = 48.7°C/W) and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| REF (Pin 1) | Analog reference input | Accepts 2.9–5.1 V external reference; requires local 10 µF decoupling to GND for stability and noise rejection. |
| VDD (Pin 2) | Analog core supply | 2.375–2.625 V only; powers SAR array and comparator-must be filtered independently from digital rails. |
| IN+ / IN− (Pins 3, 4) | Differential analog inputs | Accept true differential signal swing of ±VREF; common-mode range is VREF × 0.475 to VREF × 0.525-optimized for driven sources like ADA4941. |
| GND (Pin 5) | Analog ground reference | Single-point return for REF, IN+, IN−, and VDD; must be isolated from digital ground except at system star point. |
| CNV (Pin 6) | Convert trigger & mode select | Rising edge initiates sampling; logic level at CNV edge selects CS vs. chain interface mode-no external clock required for conversion. |
| SDO (Pin 7) | Serial data output | 18-bit twos-complement output synchronized to SCK falling edge; tri-state when CNV/SDI high in CS mode. |
| SCK (Pin 8) | Serial clock input | Accepts 1.8–5 V logic; minimum period 10.5 ns (VIO > 4.5 V)-controls data readout timing but not conversion timing. |
| SDI (Pin 9) | Serial data input / mode control | Configures interface mode (CS/chain) on CNV edge; in chain mode, passes upstream ADC data with 18-cycle delay. |
| VIO (Pin 10) | Digital I/O supply | 1.71–5.5 V-sets logic thresholds for all digital pins; enables direct interfacing with mixed-voltage host processors. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-latency architecture | Conversion result available immediately after CNV rising edge-eliminates pipeline delay for closed-loop feedback timing predictability. |
| Daisy-chain capability | Supports cascading ≥2 AD7984BCPZ-RL7 units on single 3-wire bus-reduces GPIO count and PCB routing complexity in multi-channel systems. |
| Separate VIO supply | Enables 1.8 V MCU interfacing while maintaining 2.5 V analog core-preserves SNR and avoids level-shifter components. |
| Wide reference voltage range | 2.9 V–5.1 V external REF-allows optimization of dynamic range vs. power trade-off (e.g., 2.9 V REF reduces power by ~25% vs. 5 V). |
| Low acquisition time | 250 ns acquisition window-minimizes driver amplifier settling burden and supports high-Z sensor interfaces with minimal external buffering. |
Applications
| High-Speed Data Acquisition | Medical Diagnostic Equipment |
|---|---|
Use Scenario: Simultaneous sampling of multiple sensor channels (e.g., strain gauges, accelerometers) in automated test equipment requiring sub-µs inter-channel skew. IC Role / Device Role / Timing Role: Primary SAR ADC capturing synchronized 18-bit samples at 1.33 MSPS with zero latency-enables real-time FFT analysis and pass/fail decisioning within one sample period. Use Value: Eliminates need for external FIFO or oversampling DSP-reduces BOM cost and firmware latency in production line testers. | Use Scenario: High-resolution waveform capture in portable ultrasound or EEG systems where power budget is constrained and signal fidelity is critical. IC Role / Device Role / Timing Role: Front-end digitizer for conditioned analog signals from transducer preamps-operates at 10.5 mW total power with 99.7 dB dynamic range. Use Value: Enables 16+ effective bits of resolution at clinical-grade SNR without active cooling or complex power sequencing. |
| Industrial Machine Monitoring | Precision Test & Measurement |
Use Scenario: Vibration analysis of rotating machinery using piezoelectric sensors with wide dynamic range requirements (e.g., detecting bearing faults amid high-amplitude background noise). IC Role / Device Role / Timing Role: Differential input ADC rejecting common-mode noise from motor drives; accepts ±5 V inputs via external reference scaling. Use Value: Delivers −110.5 dB THD at 1 kHz-resolves harmonic sidebands below −100 dBc essential for predictive maintenance algorithms. | Use Scenario: Calibration-grade digitization in benchtop multimeters or source-measure units requiring traceable linearity and low gain drift. IC Role / Device Role / Timing Role: Metrology ADC with ±2.25 LSB INL and 0.6 ppm/°C gain drift-used with ovenized references and guarded PCB layouts. Use Value: Supports 6½-digit measurement accuracy without post-calibration software correction-reduces factory calibration time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7982BCPZ-RL7 | Pin-for-pin compatible; identical 18-bit/1.33 MSPS spec but lower dynamic range (98.5 dB) and higher THD (−105 dB). | Lower-cost alternative where 1.2 dB SNR margin is acceptable-common in industrial DAQ where ultimate medical-grade fidelity is unnecessary. | Select AD7982BCPZ-RL7 if BOM cost is prioritized over 99.7 dB dynamic range and THD < −110 dB is not required. |
| AD4003BRMZ | 18-bit, 1 MSPS; lower power (7.5 mW), wider input range (±VREF or 0–VREF), but no daisy-chain support and slower throughput. | Better suited for low-power, single-channel portable instruments-lacks multi-ADC synchronization features of AD7984BCPZ-RL7. | Choose AD4003BRMZ when energy per conversion is critical and interface simplicity outweighs multi-device chaining. |
Compared with AD7984BCPZ-RL7, AD7982BCPZ-RL7 offers identical footprint and timing but trades 1.2 dB dynamic range for lower cost, while AD4003BRMZ sacrifices throughput and daisy-chain capability to achieve 29% lower power-making each suitable for distinct segments of precision DAQ design.
Availability
AD7984BCPZ-RL7 is available at Aetrix Electronics and suitable for high-speed data acquisition systems, medical diagnostic equipment, industrial machine monitoring, and precision test & measurement instruments requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for AD7984BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The AD7984BCPZ-RL7 belongs to Analog Devices' PulSAR® family of precision SAR ADCs, engineered for applications demanding high resolution, fast throughput, and low power in space-constrained industrial and medical systems.
FAQ
What is the maximum recommended reference voltage for AD7984BCPZ-RL7?
The AD7984BCPZ-RL7 supports an external reference voltage from 2.9 V to 5.1 V. The maximum rated value is 5.1 V per Absolute Maximum Ratings (Table 6); operation above 5.1 V risks permanent damage. At 5.0 V, it achieves 99.7 dB dynamic range and 98.5 dB SNR-optimal for full-scale precision applications.
Does AD7984BCPZ-RL7 require an external clock for conversion?
No, AD7984BCPZ-RL7 does not require an external clock for conversion. It uses an on-chip conversion clock triggered by the CNV rising edge. The SCK signal is used only for serial data readout-not for sampling or conversion timing-enabling deterministic latency and simplifying system clock tree design.
Can AD7984BCPZ-RL7 interface directly with a 1.8 V microcontroller?
Yes, AD7984BCPZ-RL7 can interface directly with a 1.8 V microcontroller. Its VIO pin accepts 1.71 V to 5.5 V, and digital input thresholds scale accordingly (e.g., VIH = 0.9 × VIO). With VIO = 1.8 V, logic high is recognized at ≥1.62 V-fully compatible with standard 1.8 V CMOS outputs without level shifters.
What is the thermal resistance (θJA) of the AD7984BCPZ-RL7 LFCSP package?
The AD7984BCPZ-RL7 in its 10-lead LFCSP (CP-10-9) package has a junction-to-ambient thermal resistance (θJA) of 48.7°C/W under JEDEC 2S2P board conditions. This value assumes proper PCB layout with the exposed paddle soldered to a thermal pad connected to internal ground planes-critical for maintaining TJ ≤ 125°C at full 10.5 mW dissipation.
Is AD7984BCPZ-RL7 pin-compatible with any other Analog Devices ADCs?
Yes, AD7984BCPZ-RL7 is pin-for-pin compatible with the AD7982BCPZ-RL7, sharing identical 10-lead MSOP and LFCSP footprints, pin functions, and interface protocol. This allows drop-in replacement where the AD7982's slightly lower dynamic range (98.5 dB) and higher THD (−105 dB) are acceptable-facilitating design reuse and second-source qualification.
AD7984BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- PulSAR®
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1.33M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI, DSP
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD7984BCPZ-RL7 FAQ
1.How can I place an order for AD7984BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD7984BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD7984BCPZ-RL7 reliable?
The price and inventory of AD7984BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7984BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD7984BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7984BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD7984BCPZ-RL7?
AD7984BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD7984BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD7984BCPZ-RL7?
For technical support, including AD7984BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7984BCPZ-RL7 requirements.
6.How does Aetrix verify that AD7984BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD7984BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7984BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD7984BCPZ-RL7?
All AD7984BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD7984BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD7984BCPZ-RL7 part is unused and in its original packaging.
Return procedure for AD7984BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD7984BCPZ-RL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

