Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. AD7989-5BCPZ-R2

Name: AD7989-5BCPZ-R2
Brand: Analog Devices Inc.
SKU: AD7989-5BCPZ-R2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD7989-5BCPZ-R2

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 10-VFDFN Exposed Pad, CSP

Datasheet:: AD7989-5BCPZ-R2.pdf

Description:: IC ADC 18BIT SAR 10LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:580

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD7989-5BCPZ-R2 from Analog Devices is an 18-bit, 500 kSPS successive approximation register (SAR) analog-to-digital converter with true differential input, ±V_REF range, zero-latency architecture, and SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface. It operates from a single 2.5 V supply with independent 1.8 V–5.5 V digital I/O (VIO), enabling integration into precision data acquisition systems requiring high dynamic range and low power at medium throughput.

For engineers reviewing the AD7989-5BCPZ-R2 datasheet, AD7989-5BCPZ-R2 pinout, AD7989-5BCPZ-R2 application, or AD7989-5BCPZ-R2 equivalent, this page delivers verified technical context, real-world design meaning for key specs, validated pin functions, confirmed alternative options, and supply-ready procurement guidance - all grounded in Analog Devices' Rev. C datasheet and official package documentation.

Technical Context

The AD7989-5BCPZ-R2 implements a charge redistribution SAR architecture with on-chip track-and-hold, delivering true zero-latency conversion and no pipeline delay. Its differential input stage accepts ±V_REF signals with 67 dB common-mode rejection at 450 kHz and supports external reference voltages from 2.4 V to 5.1 V.

It features dual-mode serial interface operation: chip-select (CS) mode with SDO enabled on CNV low, and daisy-chain (chain) mode activated when SDI/CS is low at CNV rising edge. The internal conversion clock eliminates dependency on SCK for sampling, allowing SCK to run asynchronously up to 23 ns minimum period (VIO ≥ 1.71 V).

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	18-bit with no missing codes - guarantees monotonicity and full code coverage across full temperature range (−40°C to +85°C).
Throughput	500 kSPS maximum - enables real-time capture of signals up to ~200 kHz Nyquist bandwidth with oversampling capability.
INL	±2 LSB max - ensures end-point linearity error ≤ ±0.00076% of full scale, critical for calibrated measurement systems.
SNR	98 dB at f_IN = 1 kHz, V_REF = 5 V - corresponds to ~16.3 effective bits and < 38 µV rms noise in 5 V range.
Power (total)	3.5 mW at 500 kSPS - scales linearly with throughput; drops to 70 µW at 10 kSPS for ultra-low-power wake-up sensing.
Analog Input Range	True differential ±V_REF, with V_REF programmable 2.4 V–5.1 V - supports flexible signal conditioning and bipolar sensor interfacing.
Digital Interface	SPI-/QSPI-/MICROWIRE-/DSP-compatible, 1.8 V–5.5 V VIO - interoperates directly with Blackfin®, ARM Cortex-M, FPGA, and microcontroller GPIOs without level shifters.

Pinout & Package

AD7989-5BCPZ-R2 is packaged in a 3 mm × 3 mm, 10-lead LFCSP (CP-10-9) with exposed pad. This thermally enhanced package achieves θ_JA = 48.7°C/W and θ_JC = 2.96°C/W under JEDEC 2S2P PCB conditions, supporting reliable operation at full throughput in industrial ambient temperatures.

Pin/Terminal	Circuit Role	Design Meaning
1 REF	Analog reference input	Accepts 2.4 V–5.1 V external reference; requires local 10 µF decoupling to GND for noise immunity and stability.
2 VDD	Analog power supply	2.375 V–2.625 V single supply; powers core ADC and internal reference buffer; current scales with throughput.
3 IN+	Differential analog input (+)	Swings 0 V to V_REF; paired with IN− to form true differential input with 67 dB CMRR at 450 kHz.
4 IN−	Differential analog input (−)	Swings 0 V to V_REF; complements IN+; common-mode voltage must be within V_REF × 0.475 to V_REF × 0.525.
5 GND	Power ground	Primary return path for VDD, REF, and analog inputs; must be low-impedance and separated from digital ground where possible.
6 CNV	Conversion start / mode select	Rising edge initiates sampling; logic level at CNV edge selects CS mode (high) or chain mode (low); also enables SDO in CS mode.
7 SDO	Serial data output	18-bit two's complement output synchronized to SCK falling edge; high-impedance when not selected (CNV high in CS mode).
8 SCK	Serial clock input	Drives data readout; minimum period 22 ns (VIO ≥ 1.71 V); not used for conversion timing - internal clock handles sampling.
9 SDI/CS	Data input / chip select	In CS mode: acts as chip select (active high); in chain mode: accepts daisy-chained data from upstream ADC (16-cycle delay).
10 VIO	Digital I/O supply	1.71 V–5.5 V logic interface supply; sets VIH/VIL thresholds and powers SDO driver; decoupled separately from VDD.

Key Features

Feature	Design Value
Zero-latency architecture	Delivers immediate conversion result after CNV rising edge - essential for closed-loop control and multiplexed channel sequencing without dead time.
True differential input with ±V_REF range	Rejects common-mode noise up to 67 dB at 450 kHz and supports bipolar signal acquisition (e.g., ±5 V, ±10 V) using external gain/level-shift circuitry.
Low power scaling	Consumes only 70 µW at 10 kSPS - enables battery-powered portable instrumentation with extended duty cycles and minimal thermal load.
Daisy-chain interface support	Allows multiple AD7989-5BCPZ-R2 devices to share one SDO line and three-wire bus (SCK, CNV, SDI/CS), reducing MCU GPIO count and PCB routing complexity.
Wide VIO compatibility	Operates natively with 1.8 V, 2.5 V, 3 V, and 5 V logic families - eliminates need for external level translators in mixed-voltage systems.

Applications

Automated Test Equipment (ATE)	Data Acquisition Systems
Use Scenario: High-accuracy voltage/current measurement in modular ATE racks with multi-channel synchronization. IC Role / Device Role / Timing Role: Precision front-end ADC capturing sensor or DUT outputs with 18-bit resolution and 500 kSPS throughput per channel. Use Value: 98 dB SNR and ±2 LSB INL enable sub-0.001% measurement accuracy over temperature, meeting Class A calibration requirements.	Use Scenario: Distributed environmental monitoring using isolated analog sensors (thermocouples, strain gauges) with centralized digitization. IC Role / Device Role / Timing Role: Isolated channel ADC interfaced via opto-coupled SPI bus; zero-latency operation ensures deterministic sampling timing across channels. Use Value: True differential input rejects ground loop noise; 3.5 mW total power allows >100 channels on a single 5 W power budget.
Medical Instruments	Machine Automation
Use Scenario: Patient vital sign acquisition (ECG, EEG) requiring low-noise, low-power, and clinical-grade linearity. IC Role / Device Role / Timing Role: Front-end digitizer for analog front-end amplifiers; uses external 2.5 V reference for optimized dynamic range at low input amplitudes. Use Value: 99 dB dynamic range at V_REF = 5 V and 93 dB at V_REF = 2.5 V supports both high- and low-amplitude biosignal capture in one platform.	Use Scenario: Real-time motor current and position feedback in servo drives with tight current-loop timing constraints. IC Role / Device Role / Timing Role: High-speed current sense ADC synchronized to PWM edges via CNV; zero latency prevents phase lag in control algorithms. Use Value: 400 ns transient response and 1600 ns conversion time allow accurate capture of fast current transients during switching events.

Automated Test Equipment (ATE)

Data Acquisition Systems

Use Scenario: High-accuracy voltage/current measurement in modular ATE racks with multi-channel synchronization.

IC Role / Device Role / Timing Role: Precision front-end ADC capturing sensor or DUT outputs with 18-bit resolution and 500 kSPS throughput per channel.

Use Value: 98 dB SNR and ±2 LSB INL enable sub-0.001% measurement accuracy over temperature, meeting Class A calibration requirements.

Use Scenario: Distributed environmental monitoring using isolated analog sensors (thermocouples, strain gauges) with centralized digitization.

IC Role / Device Role / Timing Role: Isolated channel ADC interfaced via opto-coupled SPI bus; zero-latency operation ensures deterministic sampling timing across channels.

Use Value: True differential input rejects ground loop noise; 3.5 mW total power allows >100 channels on a single 5 W power budget.

Medical Instruments

Machine Automation

Use Scenario: Patient vital sign acquisition (ECG, EEG) requiring low-noise, low-power, and clinical-grade linearity.

IC Role / Device Role / Timing Role: Front-end digitizer for analog front-end amplifiers; uses external 2.5 V reference for optimized dynamic range at low input amplitudes.

Use Value: 99 dB dynamic range at V_REF = 5 V and 93 dB at V_REF = 2.5 V supports both high- and low-amplitude biosignal capture in one platform.

Use Scenario: Real-time motor current and position feedback in servo drives with tight current-loop timing constraints.

IC Role / Device Role / Timing Role: High-speed current sense ADC synchronized to PWM edges via CNV; zero latency prevents phase lag in control algorithms.

Use Value: 400 ns transient response and 1600 ns conversion time allow accurate capture of fast current transients during switching events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-resolution SAR ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD7691BCPZ-RL7	18-bit, 250 kSPS, 2.5 V supply, SPI-only interface, no VIO pin - fixed 2.5 V logic interface.	Lower throughput limits use in high-bandwidth control loops; lacks daisy-chain mode and flexible VIO.	Select when system uses only 2.5 V logic and requires lower power at ≤250 kSPS; verify layout accommodates larger MSOP package.
AD4011BRMZ-RL7	18-bit, 1 MSPS, pseudo-differential input, 1.8 V–5.5 V VIO, 10-lead MSOP/LFCSP - higher speed but no true differential input.	Requires external signal conditioning for true differential sources; better suited for single-ended sensor interfaces.	Choose for higher throughput needs where input is inherently single-ended or can be converted externally; confirm INL (±3.5 LSB max) meets accuracy target.

Compared with AD7989-5BCPZ-R2, AD7691BCPZ-RL7 trades throughput and interface flexibility for lower power at reduced speed, while AD4011BRMZ-RL7 offers double the sample rate but sacrifices true differential input integrity - making AD7989-5BCPZ-R2 optimal for precision bipolar signal acquisition at 500 kSPS with minimal system-level overhead.

Availability

AD7989-5BCPZ-R2 is available at Aetrix Electronics and suitable for automated test equipment, medical instruments, and machine automation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for AD7989-5BCPZ-R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing operations worldwide.

The AD7989-5BCPZ-R2 belongs to Analog Devices' precision SAR ADC product line, engineered for high-fidelity data acquisition in space-constrained, low-power, and noise-sensitive applications such as portable instrumentation and industrial control.

FAQ

What is the maximum recommended reference voltage for AD7989-5BCPZ-R2?

The AD7989-5BCPZ-R2 supports an external reference voltage range of 2.4 V to 5.1 V. Operation at 5.0 V delivers optimal AC performance: 98 dB SNR, 99 dB dynamic range, and −119 dB THD. Exceeding 5.1 V violates absolute maximum ratings and may cause permanent damage to the REF pin.

Does AD7989-5BCPZ-R2 require an external clock for conversion timing?

No. The AD7989-5BCPZ-R2 contains an internal conversion clock and requires only the CNV rising edge to initiate sampling. The SCK signal is used solely for serial readout and does not affect conversion timing - enabling asynchronous host communication and eliminating clock skew concerns in multi-ADC systems.

Can AD7989-5BCPZ-R2 interface directly with a 1.8 V microcontroller?

Yes. The AD7989-5BCPZ-R2's VIO pin accepts 1.71 V to 5.5 V, and its digital inputs (CNV, SCK, SDI/CS) are fully compatible with 1.8 V logic levels. When VIO = 1.8 V, VIH is guaranteed ≥ 1.62 V and VIL ≤ 0.18 V - matching standard 1.8 V CMOS thresholds without level-shifting circuitry.

What is the purpose of the exposed pad on the AD7989-5BCPZ-R2 LFCSP package?

The exposed pad on the AD7989-5BCPZ-R2 LFCSP (CP-10-9) is thermally connected to the die substrate and may be soldered to a PCB ground plane to improve thermal dissipation. While not required for electrical functionality, grounding the pad reduces θ_JA by up to 30% and stabilizes junction temperature during sustained 500 kSPS operation.

How does the daisy-chain mode function on AD7989-5BCPZ-R2?

In daisy-chain mode (activated when SDI/CS is low at CNV rising edge), the AD7989-5BCPZ-R2 accepts serial data on SDI/CS from the previous device in the chain and shifts its own 18-bit result onto SDO after a 16-SCK-cycle delay. This enables up to 16 devices on a single 3-wire SPI bus without additional chip-select lines.

AD7989-5BCPZ-R2 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: PulSAR®

Package/Case:: 10-VFDFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Active

Number of Bits:: 18

Sampling Rate (Per Second):: 500k

Number of Inputs:: 1

Input Type:: Differential

Data Interface:: SPI, DSP

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: SAR

Reference Type:: External

Voltage - Supply, Analog:: 2.375V ~ 2.625V

Voltage - Supply, Digital:: 2.375V ~ 2.625V

Features:: -

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 10-LFCSP-WD (3x3)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

AD7989-5BCPZ-R2 FAQ

1.How can I place an order for AD7989-5BCPZ-R2 through Aetrix?

Please submit a Request for Quotation (RFQ) for AD7989-5BCPZ-R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD7989-5BCPZ-R2 reliable?

The price and inventory of AD7989-5BCPZ-R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD7989-5BCPZ-R2 is usually 5 days.

3.What payment methods are accepted for AD7989-5BCPZ-R2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD7989-5BCPZ-R2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD7989-5BCPZ-R2?

AD7989-5BCPZ-R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD7989-5BCPZ-R2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD7989-5BCPZ-R2?

For technical support, including AD7989-5BCPZ-R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD7989-5BCPZ-R2 requirements.

6.How does Aetrix verify that AD7989-5BCPZ-R2 is sourced from the original manufacturer or authorized distributors?

All AD7989-5BCPZ-R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD7989-5BCPZ-R2 meets industry standards.

7.What is the process for return or replacement of AD7989-5BCPZ-R2?

All AD7989-5BCPZ-R2 units undergo pre-shipment inspection (PSI). If there is an issue with AD7989-5BCPZ-R2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD7989-5BCPZ-R2 part is unused and in its original packaging.

Return procedure for AD7989-5BCPZ-R2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…