Analog Devices Inc. AD8012ARZ
- Part No.:
- AD8012ARZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD8012ARZ.pdf
- Description:
- IC OPAMP CFA 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:212
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8012ARZ from Analog Devices is a dual, low-power, current-feedback amplifier optimized for high-speed signal conditioning in video, imaging, and communications systems. It delivers 350 MHz –3 dB bandwidth (G = +1), 2,250 V/µs slew rate, and 20 ns settling time to 0.1%, operating on ±5 V or single +5 V supplies with only 1.7 mA per amplifier. It is widely deployed in XDSL line drivers and ADC buffers where low distortion and minimal power are critical.
For engineers reviewing the AD8012ARZ datasheet, AD8012ARZ pinout, AD8012ARZ application, or AD8012ARZ equivalent, key selection considerations include its current-feedback architecture, dual-channel 125 mA output drive capability, differential gain error of 0.02% at 3.58 MHz, industrial temperature range (–40°C to +85°C), and SOIC_N-8 package compatibility with standard PCB assembly processes.
Technical Context
The AD8012ARZ employs a two-stage complementary current-feedback topology that decouples quiescent current from slew performance-enabling high bandwidth (350 MHz) and fast settling (20 ns) while maintaining ultra-low 1.7 mA/amp supply current. Its open-loop transimpedance ranges from 200 kΩ to 500 kΩ, and it supports both dual-supply (±1.5 V to ±6 V) and single-supply (3 V to 12 V) operation.
It features rail-to-rail output swing (±3.85 V on ±5 V), input common-mode range extending to ±4.1 V, and robust video specifications: 0.02% differential gain error and 0.06° differential phase error at 3.58 MHz with RL = 1 kΩ and G = +2. Crosstalk is –70 dB at 5 MHz into 100 Ω, confirming tight channel isolation for dual-path signal chains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| –3 dB Bandwidth (G = +1) | 350 MHz - enables full HD video signal amplification without attenuation up to 350 MHz |
| Slew Rate | 2,250 V/µs - supports clean 4 Vp-p step response with <3 ns rise/fall time |
| Supply Current per Amplifier | 1.7 mA - allows dual-channel high-speed amplification within 3.4 mA total, ideal for power-constrained portable systems |
| Differential Gain Error | 0.02% @ 3.58 MHz - meets broadcast-grade NTSC/PAL video fidelity requirements |
| Output Current Drive | 125 mA - drives 100 Ω loads directly, eliminating need for external buffer stages in line-driver applications |
| Settling Time (0.1%) | 20 ns - ensures accurate sampling in high-speed ADC front-ends with ≥50 MSPS conversion rates |
| Input Voltage Noise | 2.5 nV/√Hz - preserves SNR in low-level sensor and CCD signal chain amplification |
Pinout & Package
AD8012ARZ is housed in an 8-lead SOIC_N (narrow-body) package (JEDEC MS-012-AA, package option R-8), measuring 5.00 mm × 4.00 mm × 1.50 mm, with gull-wing leads and 1.27 mm pitch. It is RoHS-compliant (Z suffix) and rated for industrial temperature operation (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | +IN1 | Noninverting input of Amplifier 1 - accepts DC-coupled or AC-coupled signals with ±4.1 V common-mode range |
| 2 | –IN1 | Inverting input of Amplifier 1 - connects to feedback network; sensitive to stray capacitance (>1.5 pF degrades high-frequency stability) |
| 3 | OUT1 | Output of Amplifier 1 - delivers up to ±3.85 V swing into 100 Ω load with 0.1 Ω output resistance |
| 4 | –VS | Negative supply rail - required for dual-supply operation; tied to ground for single +5 V use |
| 5 | –VS | Negative supply rail - shared with Pin 4; not internally split - must be connected together externally |
| 6 | +IN2 | Noninverting input of Amplifier 2 - electrically isolated from Channel 1; supports independent signal paths |
| 7 | –IN2 | Inverting input of Amplifier 2 - identical electrical behavior to Pin 2; layout symmetry recommended |
| 8 | OUT2 | Output of Amplifier 2 - provides matched dynamic performance to OUT1; crosstalk ≤ –70 dB at 5 MHz |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel current-feedback architecture | Enables simultaneous high-bandwidth amplification with minimal inter-channel coupling and no gain-bandwidth trade-off |
| Low-distortion video performance | 0.02% differential gain / 0.06° differential phase at 3.58 MHz ensures broadcast-compliant color fidelity |
| Wide supply flexibility | Operates from ±1.5 V to ±6 V dual or +3 V to +12 V single supply - simplifies integration into mixed-voltage systems |
| High output current drive | 125 mA per channel into 100 Ω - eliminates need for discrete output buffers in DSL line driver and camera interface designs |
| Fast overdrive recovery | 60 ns recovery from 2× overdrive - maintains signal integrity during transient overload in burst-mode communication systems |
Applications
| XDSL/HDSL Line Driver | ADC Input Buffer |
|---|---|
Use Scenario: Driving twisted-pair telephone lines in repeaterless HDSL modems delivering 1.544 Mbps over 12,000 ft. IC Role / Device Role / Timing Role: Differential line driver stage providing 12 Vp-p output swing with transformer-coupled impedance matching to 135 Ω line. Use Value: Enables full-duplex transmission with >65 dBc SFDR at 500 kHz and 40 MHz gain flatness ±0.1 dB - meeting Telcordia GR-1089 EMI immunity requirements. |
Use Scenario: Conditioning analog signals before digitization in high-speed data acquisition systems. IC Role / Device Role / Timing Role: High-fidelity, low-noise buffer isolating sensor or RF front-end from ADC input capacitance and switching transients. Use Value: 20 ns settling to 0.1% and 2.5 nV/√Hz input noise preserve ENOB in ≥14-bit, ≥50 MSPS ADCs - reducing aperture jitter-induced SNR degradation. |
| Professional Video Camera Signal Chain | CCD Imaging System Front-End |
Use Scenario: Amplifying composite video (NTSC/PAL) or component Y/C signals in broadcast cameras. IC Role / Device Role / Timing Role: DC-coupled video gain stage with black-level clamping support and precise gain flatness across baseband spectrum. Use Value: 0.02% differential gain and 0.06° differential phase meet SMPTE RP 168 specification - ensuring accurate hue/saturation reproduction without post-processing correction. |
Use Scenario: Driving multiplexed analog outputs from linear or area CCD sensors in medical or industrial imaging. IC Role / Device Role / Timing Role: Low-noise, high-slew-rate buffer delivering pixel clock-synchronized analog video bursts to ADC inputs. Use Value: 350 MHz bandwidth and 2,250 V/µs slew rate support >10 MPixel/s readout rates with <0.1% amplitude droop - preserving spatial resolution and contrast fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-speed amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8000ARZ | Single-channel, identical bandwidth (350 MHz) and slew rate (2,250 V/µs), but higher supply current (2.5 mA/amp) and no differential phase spec | Requires two units for dual-path use; lacks video-optimized distortion specs (no differential gain/phase data) | Select when only one channel is needed and video fidelity is not required |
| LMH6702MA/NOPB | Single-channel, 1.8 GHz bandwidth, 3,200 V/µs slew, 4.5 mA/amp supply - significantly higher power and bandwidth than AD8012ARZ | Better suited for RF IF amplification >500 MHz; over-specified for video/line-driver use cases | Select only when >500 MHz small-signal bandwidth or >3,000 V/µs slew is mandatory |
Compared with AD8012ARZ, AD8000ARZ offers identical speed but doubles board area and cost for dual-channel needs, while LMH6702MA/NOPB delivers excess bandwidth at 2.6× higher supply current - making AD8012ARZ the optimal balance of speed, power, video fidelity, and dual-channel integration for industrial and communications signal conditioning.
Availability
AD8012ARZ is available at Aetrix Electronics and suitable for XDSL line drivers, high-speed ADC buffers, and professional video signal conditioning requiring stable component supply, long-term industrial temperature support, and RoHS-compliant packaging.
Supply support for AD8012ARZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing operations worldwide.
The AD8012ARZ belongs to Analog Devices' high-speed current-feedback amplifier product line, engineered specifically for low-power, high-fidelity signal conditioning in video, imaging, and wired communications infrastructure - emphasizing bandwidth efficiency, distortion control, and supply flexibility.
FAQ
What is the maximum output voltage swing of AD8012ARZ on ±5 V supplies?
The AD8012ARZ delivers ±3.85 V output swing into a 100 Ω load and ±3.8 V into 1 kΩ under ±5 V dual-supply conditions. This rail-to-rail capability enables full utilization of the supply without clipping in video and line-driver applications. The AD8012ARZ maintains this performance across the industrial temperature range (–40°C to +85°C), with output resistance specified at 0.1 Ω for minimal gain error under load.
Does AD8012ARZ support single-supply operation, and what is the minimum supply voltage?
Yes, AD8012ARZ supports true single-supply operation from +3 V to +12 V. At +5 V, it achieves 300 MHz –3 dB bandwidth (G = +1), 1,200 V/µs slew rate, and 25 ns 0.1% settling time - with input common-mode range from 1.2 V to 3.8 V and output swing from 0.9 V to 4.2 V. The AD8012ARZ's internal architecture eliminates level-shifting constraints, enabling direct interfacing with 3.3 V logic and ADCs.
What is the differential phase error specification for AD8012ARZ, and under what conditions is it measured?
The AD8012ARZ exhibits 0.06° differential phase error at 3.58 MHz, measured with RL = 1 kΩ, G = +2, and black-level clamped to +2 V under single +5 V supply conditions. This value is confirmed in the Rev. C datasheet (page 3, Single Supply section) and reflects its suitability for NTSC/PAL video systems where chrominance timing accuracy directly impacts color fidelity and cross-color artifacts.
Can AD8012ARZ drive a 100 Ω load continuously, and what is its thermal derating profile?
Yes, AD8012ARZ is rated for continuous 125 mA output current per channel into 100 Ω loads. Its SOIC_N-8 package has a junction-to-ambient thermal resistance (θJA) of 155°C/W. At +25°C ambient and ±5 V supplies, maximum safe power dissipation is ~0.8 W; derating begins linearly above +25°C, reaching ~0.5 W at +85°C ambient - consistent with Figure 3 in the AD8012 Rev. C datasheet.
Is AD8012ARZ pin-compatible with other members of the AD80xx family, such as AD8011 or AD8013?
No, AD8012ARZ is not pin-compatible with AD8011 (single-channel) or AD8013 (dual-channel with different pinout). AD8012ARZ uses a dedicated 8-pin SOIC_N layout with shared –VS on Pins 4 and 5, whereas AD8013 places –VS only on Pin 4 and assigns Pin 5 to OUT2. Substituting without PCB revision risks incorrect biasing or functional failure - always verify pin mapping against the specific device's datasheet before replacement.
AD8012ARZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Current Feedback
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 2250V/µs
- Gain Bandwidth Product:
- 75 MHz
- -3db Bandwidth:
- 350 MHz
- Current - Input Bias:
- 3 µA
- Voltage - Input Offset:
- 1.5 mV
- Current - Supply:
- 1.7mA (x2 Channels)
- Current - Output / Channel:
- 125 mA
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AD8012ARZ FAQ
1.How can I place an order for AD8012ARZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8012ARZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8012ARZ reliable?
The price and inventory of AD8012ARZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8012ARZ is usually 5 days.
3.What payment methods are accepted for AD8012ARZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8012ARZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8012ARZ?
AD8012ARZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8012ARZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8012ARZ?
For technical support, including AD8012ARZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8012ARZ requirements.
6.How does Aetrix verify that AD8012ARZ is sourced from the original manufacturer or authorized distributors?
All AD8012ARZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8012ARZ meets industry standards.
7.What is the process for return or replacement of AD8012ARZ?
All AD8012ARZ units undergo pre-shipment inspection (PSI). If there is an issue with AD8012ARZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8012ARZ part is unused and in its original packaging.
Return procedure for AD8012ARZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8012ARZ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
