Analog Devices Inc. AD8120ACPZ-R7
- Part No.:
- AD8120ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Video Processing
- Package:
- 32-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD8120ACPZ-R7.pdf
- Description:
- IC VIDEO DELAY LINE 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8120ACPZ-R7 from Analog Devices is a triple-channel, broadband analog video delay line designed to correct channel-to-channel skew in RGB/YPbPr signals transmitted over unshielded twisted pair (UTP) cables. It delivers up to 50 ns per-channel adjustable delay in 0.8 ns steps, supports 200 MHz bandwidth at zero delay, features independent analog/digital (SPI/I²C) control per channel, and drives four double-terminated 75 Ω video loads - enabling precise timing alignment in KVM and digital signage systems.
For engineers reviewing the AD8120ACPZ-R7 datasheet, AD8120ACPZ-R7 pinout, AD8120ACPZ-R7 application, or AD8120ACPZ-R7 equivalent, key selection considerations include its 32-lead 5 mm × 5 mm LFCSP package, ±5 V dual supply operation, −40°C to +85°C industrial temperature range, 0.8% gain matching, and 30 mV RTI offset matching - all critical for high-resolution video signal integrity in UTP-based distribution infrastructure.
Technical Context
The AD8120ACPZ-R7 implements a cascaded switched-capacitor analog delay architecture with three independent channels, each providing monotonic 0.8 ns resolution across 64 digital codes (0–63), corresponding to 0–50 ns total adjustable delay. Its fixed gain of 2 V/V and high differential input impedance (500 kΩ) preserve signal fidelity without external gain-setting components.
Delay control is implemented via three mutually exclusive modes: analog voltage inputs (VCR/VCG/VCB, 0–2 V range), 4-wire SPI bus (10 MHz max clock), or I²C bus (100 kHz standard mode). The MODE and SER_SEL pins configure the active interface, while PD enables power-down (4 mA quiescent current), and the exposed thermal pad ensures stable thermal performance under full-load operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Delay Range | 0–50 ns per channel - enables full skew correction across Category 5/6 UTP cable lengths up to ~100 m. |
| Delay Resolution | 0.8 ns per LSB - provides sub-pixel timing alignment for HD/UXGA video without interpolation artifacts. |
| Bandwidth | 200 MHz @ 0 ns delay; 150 MHz @ 50 ns delay - maintains >1080p60 signal integrity with <0.1 dB flatness to 35 MHz. |
| Gain Accuracy | 1.95–2.06 V/V, 0.8% channel-to-channel matching - eliminates inter-channel amplitude mismatch in RGB processing. |
| Input Impedance | 500 kΩ differential - minimizes loading on upstream video drivers and avoids termination conflicts in passive distribution. |
| Output Drive | ±3.25 V swing into 150 Ω, 50 mA per channel - directly drives four double-terminated 75 Ω video lines without buffers. |
| Quiescent Current | 44–114 mA (±5 V supplies) depending on delay setting - scales linearly with code value for predictable thermal design. |
Pinout & Package
AD8120ACPZ-R7 is housed in a 32-lead, 5 mm × 5 mm lead-frame chip-scale package (LFCSP) with exposed thermal pad. Pin 1 is located at top-left corner (see Figure 3); exposed pad must be soldered to PCB ground or power plane for thermal and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1,8,10,12,14,18,24,32) | Ground reference | Eight dedicated ground pins minimize ground bounce and ensure low-noise analog signal paths. |
| RIN/GIN/BIN (Pins 26,27,28) | Video input channels | Differential high-impedance inputs accept RGB/YPbPr baseband video without AC coupling or biasing. |
| ROUT/GOUT/BOUT (Pins 11,13,15) | Video output channels | Low-impedance outputs drive 75 Ω loads directly; support DC-coupled or AC-coupled video transmission. |
| VCR/VCG/VCB (Pins 23,22,21) | Analog delay controls | 0–2 V analog voltages set delay per channel with 28 mV/LSB step size; enable potentiometer-based manual tuning. |
| SPI/I²C Interface (Pins 2,29,30,31) | Digital control bus | Configurable 4-wire SPI (SDO/SDI/SCK/CS) or 2-wire I²C (SDA/SCL) with A0/A1 addressing for multi-device systems. |
| MODE/SER_SEL/PD (Pins 7,6,5) | Mode configuration | Three logic inputs select analog/digital control, SPI/I²C protocol, and power-down state - no external pull-ups required. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent delay paths | Enables simultaneous, non-interacting skew correction for R, G, B channels - essential for color fidelity in RGB video. |
| No external offset correction | ±30 mV RTI output offset and 30 mV channel-to-channel matching eliminate need for trimming resistors or calibration. |
| Multi-interface control | Hardware-selectable analog voltage, SPI, or I²C control allows integration into microcontroller-less or embedded systems alike. |
| High channel isolation | −80 dB hostile crosstalk (R/B → G) prevents color bleeding and ghosting in high-density video routing applications. |
| Thermally optimized LFCSP | θJA = 36°C/W with exposed pad connection - sustains full 3.5 W dissipation at 85°C ambient for continuous video operation. |
Applications
| RGB Video over UTP | KVM Extension Systems |
|---|---|
|
Use Scenario: Transmitting uncompressed 1080p RGBHV signals over 75 m of Cat6 cable between PC and remote display. IC Role / Device Role / Timing Role: Skew-compensating delay line that equalizes arrival time of red, green, and blue components after differential propagation delays. Use Value: Eliminates color fringing and image smearing by aligning channel edges within 0.4 ns, preserving pixel-level timing accuracy. |
Use Scenario: Centralized keyboard-video-mouse switching across 16 servers in data center rack with mixed-cable-length runs. IC Role / Device Role / Timing Role: Triple-channel programmable delay element synchronizing video streams before multiplexing onto shared backplane. Use Value: Enables deterministic video handoff with <1 ns inter-channel jitter, preventing frame tearing during source switching. |
| Digital Signage Distribution | Professional Video Projection |
|
Use Scenario: Driving 4K content to multiple wall-mounted displays via daisy-chained UTP receivers in retail environment. IC Role / Device Role / Timing Role: Final-stage skew correction IC placed at receiver end to compensate for cumulative cable length differences. Use Value: Maintains 200 MHz bandwidth at zero delay setting, supporting 4:4:4 chroma sampling without high-frequency roll-off. |
Use Scenario: Integrating into 3-chip DLP projector controller to align RGB laser modulation timing before optical combining. IC Role / Device Role / Timing Role: Precision analog delay block calibrating inter-channel phase for coherent light interference patterns. Use Value: Achieves 0.8% gain and 30 mV offset matching across channels - critical for uniform white point and grayscale tracking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-channel analog video delay applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8123ARUZ | Triple UTP equalizer (not delay line); compensates frequency-dependent loss, not time skew. | Used upstream of AD8120ACPZ-R7 in same system; addresses attenuation, not propagation delay mismatch. | Select AD8120ACPZ-R7 when skew correction is primary requirement; AD8123ARUZ only complements it. |
| LMH0384SQ/NOPB | Single-channel 3G-SDI reclocker with integrated CDR; no analog delay capability or RGB support. | Designed for serial digital video (SMPTE 424M), not baseband analog RGB/YPbPr timing alignment. | Choose AD8120ACPZ-R7 for analog video skew correction; LMH0384 is incompatible with parallel analog interfaces. |
Compared with AD8120ACPZ-R7, AD8123ARUZ addresses cable loss rather than skew, requiring co-deployment for full UTP compensation, while LMH0384SQ/NOPB serves digital serial video domains and cannot replace AD8120ACPZ-R7's analog triple-channel delay functionality.
Availability
AD8120ACPZ-R7 is available at Aetrix Electronics and suitable for RGB video over UTP, KVM extension systems, and digital signage distribution requiring stable component supply, long-term lifecycle assurance, and industrial-grade temperature performance.
Supply support for AD8120ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications.
The AD8120ACPZ-R7 belongs to Analog Devices' high-speed video conditioning product line, engineered specifically for timing-critical analog video infrastructure where channel skew degrades image quality in UTP-based transmission systems.
FAQ
What is the maximum delay resolution supported by the AD8120ACPZ-R7?
The AD8120ACPZ-R7 provides 0.8 ns delay resolution per least-significant bit (LSB) across its full 0–50 ns range, achieved through a monotonic switched-capacitor delay architecture. This resolution corresponds to 64 discrete delay codes (0–63), enabling sub-pixel timing alignment critical for high-definition RGB video without interpolation artifacts or edge smearing in the AD8120ACPZ-R7.
Can the AD8120ACPZ-R7 operate with single-supply voltage?
No, the AD8120ACPZ-R7 requires dual ±5 V supplies (±4.5 V to ±5.5 V operating range) to support its ±3.25 V output swing and internal analog circuitry. It does not support single-supply operation; attempting to power it from a single rail will result in undefined behavior, output clipping, or damage. The AD8120ACPZ-R7 is specified only for symmetric dual-supply configurations per its Absolute Maximum Ratings table.
How does analog control work on the AD8120ACPZ-R7?
Analog control on the AD8120ACPZ-R7 uses three dedicated pins - VCR, VCG, and VCB - each accepting 0–2 V input to set red, green, and blue channel delays independently. An internal ADC converts these voltages into 6-bit digital codes with 28 mV/LSB sensitivity. Setting MODE = high enables this mode, eliminating need for microcontrollers in simple manual-tuning applications using potentiometers - a key feature distinguishing the AD8120ACPZ-R7 from purely digital alternatives.
What is the purpose of the exposed thermal pad on the AD8120ACPZ-R7 package?
The exposed thermal pad on the AD8120ACPZ-R7's 32-lead LFCSP package must be soldered to a PCB copper plane to achieve θJA = 36°C/W and sustain full 3.5 W power dissipation at 85°C ambient. It serves both thermal management (reducing junction temperature rise) and electrical grounding (low-inductance return path for high-frequency video currents). Leaving it unconnected violates the Absolute Maximum Ratings and risks parametric shift or thermal shutdown in the AD8120ACPZ-R7.
Does the AD8120ACPZ-R7 support I²C multi-master operation?
No, the AD8120ACPZ-R7 implements a slave-only I²C interface with fixed 7-bit address (0x38) plus two configurable address bits (A0/A1), allowing up to four devices on one bus. It does not support multi-master arbitration, clock stretching, or repeated START conditions beyond standard read/write sequences. The AD8120ACPZ-R7 responds only to valid address matches and ACKs transmissions - consistent with its role as a peripheral timing component, not a bus controller.
AD8120ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- -
- Applications:
- Professional Video
- Standards:
- -
- Control Interface:
- I2C, SPI
- Voltage - Supply:
- 4.5V ~ 5.5V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-LFCSP-VQ (5x5)
AD8120ACPZ-R7 FAQ
1.How can I place an order for AD8120ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8120ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8120ACPZ-R7 reliable?
The price and inventory of AD8120ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8120ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for AD8120ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8120ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8120ACPZ-R7?
AD8120ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8120ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8120ACPZ-R7?
For technical support, including AD8120ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8120ACPZ-R7 requirements.
6.How does Aetrix verify that AD8120ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All AD8120ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8120ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of AD8120ACPZ-R7?
All AD8120ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8120ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8120ACPZ-R7 part is unused and in its original packaging.
Return procedure for AD8120ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8120ACPZ-R7 Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

