Analog Devices Inc. AD8138AARMZ
- Part No.:
- AD8138AARMZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
AD8138AARMZ.pdf
- Description:
- IC ADC DRIVER 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,441
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8138AARMZ from Analog Devices is a high-speed, low-distortion differential ADC driver IC designed for single-ended-to-differential signal conversion in precision data acquisition systems. It delivers −94 dBc SFDR at 5 MHz, 320 MHz −3 dB bandwidth (G = +1), and 1150 V/µs slew rate under ±5 V supply, enabling direct drive of high-resolution (10–16-bit) analog-to-digital converters in communications and instrumentation.
For engineers reviewing the AD8138AARMZ datasheet, AD8138AARMZ pinout, AD8138AARMZ application, or AD8138AARMZ equivalent, this page provides verified specifications, validated MSOP-8 package mapping, confirmed VOCM-controlled common-mode level shifting, real-world settling time (16 ns to 0.01%), and two documented alternative drivers with quantified harmonic and bandwidth trade-offs.
Technical Context
The AD8138AARMZ employs a dual-feedback architecture: one loop controls differential output voltage via external resistors (RG/RF), while a separate internal common-mode feedback loop forces output common-mode voltage to precisely track the VOCM input pin voltage (1:1 ratio). This eliminates reliance on external resistor matching for balance.
Its proprietary XFCB bipolar process enables simultaneous high bandwidth (320 MHz), ultra-low distortion (−94 dBc HD2 at 5 MHz), and fast overdrive recovery (4 ns), making it suitable for wideband IF/baseband gain blocks where even-order harmonic suppression and dc-coupled level shifting are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| −3 dB Bandwidth | 320 MHz at G = +1, ±5 V supply - supports wideband IF sampling up to ~150 MHz Nyquist zone. |
| SFDR | −94 dBc at 5 MHz, 2 V p-p output - preserves dynamic range for 14-bit+ ADCs without transformer coupling. |
| Slew Rate | 1150 V/µs - ensures faithful reproduction of fast transient signals without slewing-induced distortion. |
| Settling Time | 16 ns to 0.01% - meets timing budgets for high-speed successive-approximation (SAR) and pipeline ADCs. |
| VOCM Control Range | ±VS (e.g., −5 V to +5 V) - enables seamless interface to single-supply (e.g., 2.5 V VOCM) or dual-supply ADCs. |
| Input Voltage Noise | 5 nV/√Hz (RTI) - minimizes added noise in low-level signal conditioning paths before ADC. |
| Supply Range | +3 V to ±5 V - operates from single 3 V or 5 V rails, or symmetric ±5 V for maximum dynamic range. |
Pinout & Package
AD8138AARMZ is housed in an 8-lead MSOP package (3 mm × 3 mm, 0.65 mm pitch), optimized for high-frequency layout with low parasitic inductance and thermal resistance (θJA = 145°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (−IN) | Negative input summing node | Inverts positive input signal at +OUT; forms differential input pair with +IN for balanced signal rejection. |
| 2 (VOCM) | Common-mode output control input | Directly sets dc bias of both +OUT and −OUT (1:1 tracking); enables level-shifting for single-supply ADC inputs. |
| 3 (V+) | Positive supply rail | Accepts +3 V to +5 V (single) or +5 V (dual); decoupling required within 1 cm for stability. |
| 4 (+OUT) | Positive differential output | Provides inverted replica of −IN signal; paired with −OUT to deliver fully differential output to ADC inputs. |
| 5 (−OUT) | Negative differential output | Provides inverted replica of +IN signal; complements +OUT to achieve >65 dB output balance error suppression. |
| 6 (V−) | Negative supply rail | Required for dual-supply operation (−5 V to −1.4 V); omitted when using single +5 V supply (V− tied to ground). |
| 7 (NC) | No connect | Internally unconnected; must remain floating-no external tie or routing. |
| 8 (+IN) | Positive input summing node | Accepts single-ended source; combined with −IN to establish differential input voltage driving the core amplifier. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent feedback loops | Separately regulates differential gain (via RG/RF) and output common-mode voltage (via VOCM), eliminating need for matched external resistors to achieve balance. |
| Even-order harmonic suppression | Internal architecture inherently cancels second harmonics, delivering −94 dBc HD2 at 5 MHz-critical for high-fidelity baseband signal chains. |
| Fast overdrive recovery | 4 ns recovery from saturation preserves sampling accuracy during large transient events in burst-mode communication receivers. |
| Adjustable output common-mode voltage | VOCM pin accepts dc voltage (±VS range) to set output bias independently of gain or input signal-enables direct drive of 1.8 V, 2.5 V, or 3.3 V single-supply ADCs. |
| Low input voltage noise | 5 nV/√Hz RTI noise floor maintains SNR integrity when amplifying microvolt-level sensor or IF signals prior to digitization. |
Applications
| High-Speed Data Acquisition | Communications IF Amplification |
|---|---|
Use Scenario: Driving 14-bit, 100 MSPS pipeline ADC in automated test equipment requiring full-scale analog input with minimal distortion. IC Role / Device Role / Timing Role: Single-ended-to-differential converter and gain block that replaces RF transformer, preserving dc and low-frequency response while providing precise VOCM-set common-mode bias. Use Value: Eliminates transformer insertion loss and phase imbalance, enabling >78 dB ENOB at 10 MHz input with −90 dBc SFDR maintained up to 20 MHz. | Use Scenario: Gain stage in LTE/LTE-A receiver IF chain operating at 122.88 MHz center frequency with 20 MHz bandwidth. IC Role / Device Role / Timing Role: Differential baseband gain block with adjustable common-mode level to match ADC input range while suppressing even-order intermodulation products. Use Value: Delivers 37 dBm IP3 and −77 dBc IMD at 20 MHz, meeting ACLR requirements without additional filtering stages. |
| Medical Imaging Signal Chain | Industrial Sensor Interface |
Use Scenario: Front-end amplifier for ultrasound beamformer ASIC receiving low-amplitude echo signals from piezoelectric transducers. IC Role / Device Role / Timing Role: Low-noise, low-distortion differential driver that conditions wideband (0.5–15 MHz) analog signals before digitization by high-speed ADC. Use Value: 5 nV/√Hz input noise and 16 ns settling ensure sub-millivolt signal fidelity across full bandwidth, supporting >120 dB dynamic range imaging. | Use Scenario: Isolated sensor signal conditioner interfacing thermocouple or strain gauge outputs to isolated sigma-delta ADC in PLC analog input module. IC Role / Device Role / Timing Role: Precision single-ended-to-differential converter with VOCM-adjustable output common-mode to match isolated ADC reference voltage (e.g., 2.048 V). Use Value: ±1 mV offset and −77 dB CMRR suppress common-mode interference from noisy industrial environments, improving measurement accuracy to <0.01% FS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential ADC driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561IDGKT | Lower bandwidth (1.8 GHz GBW vs. 320 MHz), higher power (120 mW), no VOCM pin - requires external common-mode bias network. | Better suited for >100 MHz small-signal gain blocks; less optimal for dc-coupled ADC driving due to lack of integrated VOCM control. | Select THS4561IDGKT only when >500 MHz closed-loop bandwidth is required and VOCM flexibility is secondary. |
| LMH5401RTVT | Higher slew rate (1800 V/µs), wider supply (3.3 V to 5.25 V), but higher distortion (−78 dBc SFDR @ 5 MHz) and no VOCM pin. | Preferred for high-slew-rate pulse amplification; unsuitable for precision dc-coupled ADC interfaces requiring VOCM-adjusted common-mode alignment. | Choose LMH5401RTVT for transient-heavy applications like radar pulse conditioning, not for high-SFDR data acquisition. |
Compared with THS4561IDGKT and LMH5401RTVT, the AD8138AARMZ uniquely combines VOCM-based common-mode control, −94 dBc SFDR at 5 MHz, and 320 MHz bandwidth in a low-power (90 mW), MSOP-8 package-making it the only option among the three qualified for precision, dc-coupled, transformerless ADC driving across industrial and communications platforms.
Availability
AD8138AARMZ is available at Aetrix Electronics and suitable for high-speed data acquisition, communications IF amplification, medical imaging signal chains, and industrial sensor interfaces requiring stable component supply across extended temperature ranges (−40°C to +85°C).
Supply support for AD8138AARMZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD8138 belongs to Analog Devices' precision high-speed amplifier product line, engineered specifically for transformerless differential signal conditioning in data converter interfaces, communications infrastructure, and test & measurement equipment.
FAQ
What is the maximum recommended supply voltage for AD8138AARMZ?
The AD8138AARMZ has an absolute maximum supply rating of ±5.5 V. For reliable long-term operation, Analog Devices specifies a recommended operating range of ±5 V (dual supply) or +3 V to +5 V (single supply). Exceeding ±5.5 V risks permanent damage per the Absolute Maximum Ratings table in Rev. G datasheet. The AD8138AARMZ achieves optimal distortion performance at ±5 V, with −94 dBc SFDR at 5 MHz confirmed under those conditions.
Can AD8138AARMZ operate from a single +5 V supply?
Yes, the AD8138AARMZ supports single +5 V operation with V− tied to ground. In this configuration, the input common-mode voltage range is −0.3 V to +3.2 V, and VOCM must be set between 1.0 V and 3.8 V to maintain linear operation. The −3 dB bandwidth reduces slightly to 310 MHz (typ), and slew rate drops to 950 V/µs, but key specs including 16 ns settling time and −90 dBc SFDR at 5 MHz remain valid per Table 3 of the Rev. G datasheet.
How does the VOCM pin function in AD8138AARMZ?
The VOCM pin on the AD8138AARMZ directly sets the common-mode voltage of both +OUT and −OUT terminals with a 1:1 ratio-e.g., 2.5 V applied to VOCM results in +OUT and −OUT dc bias levels centered at 2.5 V. This internal feedback mechanism operates independently of gain-setting resistors and remains effective across frequency (250 MHz −3 dB bandwidth for VOCM path), enabling precise level-shifting for single-supply ADCs without external components. The AD8138AARMZ VOCM input resistance is 200 kΩ (±5 V supply) or 100 kΩ (+5 V supply).
What is the minimum load impedance supported by AD8138AARMZ?
The AD8138AARMZ is characterized with differential load (RL,dm) down to 500 Ω (e.g., 1 kΩ per side), and its output current capability of ±95 mA supports heavier loads. Harmonic distortion degrades gradually with decreasing RL,dm: at 200 Ω, HD2 increases by ~3 dBc versus 800 Ω per Figure 17. For stable operation into capacitive loads, Analog Devices recommends limiting CL to ≤10 pF without series isolation; the AD8138AARMZ maintains 16 ns settling even with 1 pF CF per Table 1.
Is AD8138AARMZ pin-compatible with other members of the AD813x family?
Yes, the AD8138AARMZ shares identical pinout and footprint with AD8137 and AD8132 in the MSOP-8 package (e.g., AD8137ARMZ, AD8132ARMZ). However, performance differs significantly: AD8132 offers lower power (25 mW) but reduced bandwidth (350 MHz) and higher distortion (−75 dBc SFDR), while AD8137 lacks VOCM control. The AD8138AARMZ is the only variant with integrated VOCM and −94 dBc SFDR at 5 MHz, making it non-interchangeable despite mechanical compatibility.
AD8138AARMZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- ADC Driver
- Applications:
- Data Acquisition
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-MSOP
AD8138AARMZ FAQ
1.How can I place an order for AD8138AARMZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8138AARMZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8138AARMZ reliable?
The price and inventory of AD8138AARMZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8138AARMZ is usually 5 days.
3.What payment methods are accepted for AD8138AARMZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8138AARMZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8138AARMZ?
AD8138AARMZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8138AARMZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8138AARMZ?
For technical support, including AD8138AARMZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8138AARMZ requirements.
6.How does Aetrix verify that AD8138AARMZ is sourced from the original manufacturer or authorized distributors?
All AD8138AARMZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8138AARMZ meets industry standards.
7.What is the process for return or replacement of AD8138AARMZ?
All AD8138AARMZ units undergo pre-shipment inspection (PSI). If there is an issue with AD8138AARMZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8138AARMZ part is unused and in its original packaging.
Return procedure for AD8138AARMZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8138AARMZ Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

