Analog Devices Inc. AD8138AARZ-RL
- Part No.:
- AD8138AARZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD8138AARZ-RL.pdf
- Description:
- IC DIFF ADC DVR 8-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8138AARZ-RL from Analog Devices is a high-speed, low-distortion differential ADC driver IC designed for single-ended-to-differential signal conversion in precision data acquisition systems. It delivers −94 dBc SFDR at 5 MHz, 320 MHz −3 dB bandwidth (G = +1), 1150 V/µs slew rate, and adjustable output common-mode voltage via VOCM pin - enabling direct interface with single-supply, high-resolution ADCs.
For engineers reviewing the AD8138AARZ-RL datasheet, AD8138AARZ-RL pinout, AD8138AARZ-RL application, or AD8138AARZ-RL equivalent, key selection criteria include differential output balance error (−66 dB), fast 4 ns overdrive recovery, 5 nV/√Hz input voltage noise, and SOIC-8 package compatibility with industrial temperature range (−40°C to +85°C).
Technical Context
The AD8138AARZ-RL employs a dual-feedback architecture: one loop controls differential output voltage using external resistors (RG/RF), while an internal common-mode feedback loop forces output common-mode voltage to precisely track the VOCM input voltage (1:1 ratio). This eliminates gain error from resistor mismatch and suppresses even-order harmonics via balanced phase/amplitude matching.
It operates on ±1.4 V to ±5.5 V or +2.7 V to +11 V supplies, supports both single-ended and differential inputs, and maintains 0.1 dB gain flatness to 40 MHz. Its XFCB bipolar process enables low input bias current (3.5–7 µA), high CMRR (−77 dB), and robust drive capability into 500 Ω differential loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| −3 dB Bandwidth | 320 MHz at ±5 V supply, G = +1 - supports wideband IF/baseband signal chains up to UHF. |
| SFDR | −94 dBc at 5 MHz, 2 V p-p output - preserves dynamic range for 14–16-bit ADCs. |
| Slew Rate | 1150 V/µs - ensures faithful reproduction of fast transient signals without distortion. |
| Output Balance Error | −66 dB - minimizes even-harmonic generation and maximizes ADC SNR. |
| Input Voltage Noise | 5 nV/√Hz (RTI) - critical for low-noise front-end amplification before digitization. |
| Overdrive Recovery | 4 ns - restores accurate sampling after ADC input overload events. |
| Common-Mode Range | Adjustable via VOCM pin (0 to 2.5 V typical) - enables level-shifting for single-supply ADCs. |
| Supply Current | 20 mA typical at ±5 V - balances performance and power efficiency in high-speed systems. |
Pinout & Package
AD8138AARZ-RL is housed in an 8-lead SOIC package (body width 3.9 mm, JEDEC MS-012), RoHS-compliant, rated for −40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: −IN | Negative input summing node | Inverts positive input signal at +OUT; forms differential input pair with +IN. |
| 2: VOCM | Common-mode output control | Sets DC bias of both outputs (1:1 tracking); enables level-shift for single-supply ADC interfacing. |
| 3: V+ | Positive supply rail | Accepts +2.7 V to +11 V (single) or ±1.4 V to ±5.5 V (dual); powers internal core and output stages. |
| 4: +OUT | Positive differential output | Provides inverted replica of −IN signal; paired with −OUT for true differential drive. |
| 5: −OUT | Negative differential output | Provides inverted replica of +IN signal; complements +OUT for balanced transmission. |
| 6: V− | Negative supply rail | Required for dual-supply operation; referenced to ground in single-supply configurations. |
| 7: NC | No connect | Internally unconnected; must remain floating - no external tie or routing. |
| 8: +IN | Positive input summing node | Non-inverting input for differential configuration; forms matched pair with −IN. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent feedback loops | Separately regulates differential gain and common-mode output - eliminates resistor-matching dependency and enables precise VOCM control. |
| Low harmonic distortion | −94 dBc second harmonic at 5 MHz - directly improves ENOB of downstream ADCs by reducing spurious content. |
| Fast settling & overload recovery | 16 ns to 0.01% and 4 ns recovery - maintains timing integrity during burst-mode or multiplexed sampling. |
| Wide supply flexibility | Operates from +3 V single supply or ±5 V dual supply - simplifies system power architecture across mixed-signal platforms. |
| High output drive strength | 95 mA per output, 7.75 V p-p swing (±5 V) - drives 500 Ω differential loads without external buffering. |
| Input-referred voltage noise | 5 nV/√Hz - preserves signal fidelity in low-amplitude sensor or IF amplifier stages. |
Applications
| High-Speed Data Acquisition | Communications IF Amplification |
|---|---|
Use Scenario: Driving 14-bit, 100 MSPS pipeline ADCs in radar receiver front-ends with DC-coupled analog inputs. IC Role / Device Role / Timing Role: Single-ended-to-differential converter and gain block; sets ADC input common-mode level via VOCM to match AVDD/2 reference. Use Value: Eliminates transformer coupling, preserving sub-Hz response and reducing board area while achieving >78 dB SNR. | Use Scenario: Gain stage in LTE/5G base station transceivers operating at 70–200 MHz IF frequencies. IC Role / Device Role / Timing Role: Differential baseband/IF amplifier with adjustable common-mode offset; interfaces with quadrature demodulator outputs. Use Value: 37 dBm IP3 and −85 dBc third harmonic at 20 MHz enable clean signal chain linearity without additional filtering. |
| Digital Imaging Signal Chain | Test & Measurement Instrumentation |
Use Scenario: Front-end driver for high-resolution CCD/CMOS image sensor ADCs requiring low noise and DC accuracy. IC Role / Device Role / Timing Role: Low-noise, low-offset differential driver; VOCM set to mid-supply to maximize dynamic range of 16-bit ADCs. Use Value: 1 mV typical offset and 5 nV/√Hz noise ensure <0.01% gain error and minimal quantization floor degradation. | Use Scenario: Input conditioning stage in portable oscilloscopes and spectrum analyzers with 100+ MHz analog bandwidth. IC Role / Device Role / Timing Role: Wideband differential buffer with fast settling; isolates ADC from source impedance variations. Use Value: 320 MHz bandwidth and 16 ns 0.01% settling support accurate time-domain capture of fast edges and modulated waveforms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential ADC driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561IRGET | Lower power (28 mW), lower bandwidth (1.8 GHz), higher noise (8.5 nV/√Hz), fixed VOCM range (0.5–2.5 V) | Better suited for battery-powered, ultra-wideband applications where power is constrained but SFDR > −80 dBc suffices | Select THS4561IRGET when optimizing for quiescent power under 30 mW and bandwidth >1 GHz is required. |
| LMH5401RTVT | Higher bandwidth (4.5 GHz), higher distortion (−72 dBc SFDR @ 100 MHz), no VOCM pin - output common-mode fixed at VCC/2 | Targeted at RF sampling ADCs (>1 GSPS) where DC coupling and VOCM adjustability are not needed | Choose LMH5401RTVT only for GHz-range sampling systems where VOCM control is unnecessary and layout allows fixed-bias design. |
Compared with THS4561IRGET and LMH5401RTVT, the AD8138AARZ-RL uniquely combines VOCM adjustability, −94 dBc SFDR at 5 MHz, and SOIC-8 manufacturability - making it optimal for cost-sensitive, high-SNR industrial and communications data acquisition where DC accuracy and flexible level-shifting are mandatory.
Availability
AD8138AARZ-RL is available at Aetrix Electronics and suitable for high-speed data acquisition, communications IF amplification, digital imaging signal chains, and test & measurement instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD8138AARZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD8138 belongs to Analog Devices' precision high-speed amplifier product line, engineered specifically for demanding differential signal conditioning in data converters, communications infrastructure, and instrumentation - emphasizing distortion performance, common-mode control, and ease of use.
FAQ
What is the maximum differential output voltage swing of the AD8138AARZ-RL at ±5 V supply?
The AD8138AARZ-RL delivers a maximum differential output voltage swing of 7.75 V p-p under ±5 V supply conditions, corresponding to ±3.875 V per output relative to ground. This is specified with RL,dm = 500 Ω and accounts for headroom limitations of the internal output stage. The actual usable swing depends on load impedance and VOCM setting, but the 7.75 V p-p value represents the guaranteed minimum under standard test conditions defined in the Rev. G datasheet.
Can the AD8138AARZ-RL operate from a single +5 V supply?
Yes, the AD8138AARZ-RL supports single-supply operation from +2.7 V to +11 V. At +5 V, it achieves 2.9 V p-p single-ended output swing and maintains −90 dBc SFDR at 5 MHz. The VOCM pin must be biased within the valid input common-mode range (1.0 V to 3.8 V), typically at 2.5 V, to center the differential outputs for optimal ADC interface. Quiescent current drops to 20 mA typical, reducing power dissipation versus dual-supply mode.
How does the VOCM pin function in the AD8138AARZ-RL?
The VOCM pin on the AD8138AARZ-RL directly sets the common-mode voltage of both +OUT and −OUT terminals with a 1:1 ratio - a 2.5 V input produces 2.5 V dc on each output. This internal common-mode feedback loop operates independently of the differential gain path, enabling precise level-shifting without affecting gain accuracy or introducing resistor-matching errors. It is essential for interfacing with single-supply ADCs whose input common-mode range is fixed (e.g., AVDD/2).
What is the recommended minimum load impedance for the AD8138AARZ-RL to maintain specified distortion performance?
To maintain the −94 dBc SFDR at 5 MHz and other distortion specifications, the AD8138AARZ-RL should drive a minimum differential load of 500 Ω (250 Ω per output to ground). Lower impedances increase harmonic distortion - Figure 17 shows SFDR degrading by ~6 dB when RLOAD decreases from 800 Ω to 200 Ω. For 50 Ω systems, external termination or a buffer stage is required to avoid violating the specified AC performance.
Does the AD8138AARZ-RL require external compensation capacitors for stability?
The AD8138AARZ-RL is unity-gain stable and does not require external compensation capacitors for basic configurations. However, the datasheet recommends adding small feedback capacitors (CF = 0–1 pF) to optimize bandwidth flatness and reduce peaking - especially when driving capacitive loads >1 pF or operating at gains >+2. Figure 6 and Figure 9 confirm stable response with CF = 0 pF at G = +1, but CF = 1 pF improves 0.1 dB flatness bandwidth by ~10 MHz.
AD8138AARZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- ADC Driver
- Applications:
- Data Acquisition
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
AD8138AARZ-RL FAQ
1.How can I place an order for AD8138AARZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8138AARZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8138AARZ-RL reliable?
The price and inventory of AD8138AARZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8138AARZ-RL is usually 5 days.
3.What payment methods are accepted for AD8138AARZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8138AARZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8138AARZ-RL?
AD8138AARZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8138AARZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8138AARZ-RL?
For technical support, including AD8138AARZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8138AARZ-RL requirements.
6.How does Aetrix verify that AD8138AARZ-RL is sourced from the original manufacturer or authorized distributors?
All AD8138AARZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8138AARZ-RL meets industry standards.
7.What is the process for return or replacement of AD8138AARZ-RL?
All AD8138AARZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD8138AARZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8138AARZ-RL part is unused and in its original packaging.
Return procedure for AD8138AARZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8138AARZ-RL Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
