Analog Devices Inc. AD8222ACPZ-WP
- Part No.:
- AD8222ACPZ-WP
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WQFN Exposed Pad, CSP
- Datasheet:
-
AD8222ACPZ-WP.pdf
- Description:
- IC INST AMP 2 CIRCUIT 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,070
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8222ACPZ-WP from Analog Devices is a dual-channel, precision instrumentation amplifier in a 4 mm × 4 mm LFCSP package, delivering 126 dB minimum CMRR at G = 100, 8 nV/√Hz input voltage noise at 1 kHz, and 60 µV max input offset voltage (B grade). It serves as the front-end signal conditioner for low-level sensor outputs in multichannel medical and industrial data acquisition systems.
For engineers reviewing the AD8222ACPZ-WP datasheet, AD8222ACPZ-WP pinout, AD8222ACPZ-WP application, or AD8222ACPZ-WP equivalent, this page provides verified specifications, dual-channel pin mapping, differential output configuration support, and validated alternatives for ECG, bridge sensor, and high-resolution ADC drive use cases.
Technical Context
The AD8222ACPZ-WP implements a classic 3-op-amp architecture with current-feedback input stages, enabling gain-bandwidth product increase with gain-unlike voltage-feedback amplifiers. Each channel uses matched transistor pairs (Q1/Q2) and precision resistors (R1/R2 = 24.7 kΩ) to achieve stable gain accuracy and low drift.
It supports both single-ended and differential output modes via dedicated OUT1/OUT2 pins and configurable REF1/REF2 terminals. Gain is set per channel by an external resistor (RG), with G = 1 + 49.4 kΩ/RG, covering 1 to 10,000 while maintaining ≥120 dB CMRR up to 100 Hz at G = 100.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | 1 to 10,000, set per channel by one external resistor (RG); enables flexible scaling without redesigning signal chain topology. |
| CMRR (G = 100) | 126 dB minimum (DC–60 Hz); rejects line harmonics and wideband interference in noisy industrial environments. |
| Input Offset Voltage (B grade) | 60 µV maximum at 25°C; ensures ≤0.25 µV p-p (0.1–10 Hz) RTI noise in precision DC-coupled measurements. |
| Bandwidth (G = 100) | 140 kHz (single-ended); sufficient for ECG waveform fidelity and fast bridge sensor response without external compensation. |
| Supply Range | ±2.3 V to ±18 V; supports both low-voltage portable devices and high-dynamic-range industrial systems. |
| Quiescent Current | 2.2 mA max for both channels; enables dual-channel operation within tight power budgets of battery-powered instruments. |
| Operating Temperature | −40°C to +85°C industrial range; specified performance maintained across full range with <0.3 µV/°C offset drift (B grade). |
Pinout & Package
AD8222ACPZ-WP is housed in a 16-lead LFCSP (CP-16-19) package without thermal pad, measuring 4 mm × 4 mm × 0.85 mm. The exposed pad is internally connected to −VS and must be soldered to the PCB ground plane or −VS net for thermal and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (−IN1) | Negative input of Channel 1 | Differential input node; matched impedance and bias current ensure high CMRR when paired with +IN1. |
| 2,3 (RG1) | Gain-setting resistor connection for Channel 1 | Two pins tied internally; accepts single surface-mount resistor to set G = 1 + 49.4 kΩ/RG1. |
| 4 (+IN1) | Positive input of Channel 1 | High-impedance (100 GΩ || 2 pF) input; supports direct connection to Wheatstone bridge midpoints. |
| 5,16 (+VS) | Positive supply rail | Dual connection reduces supply path inductance; required for stable operation at full bandwidth. |
| 6 (REF1) | Reference voltage input for Channel 1 | Level-shifts output DC offset; must be driven ≤1 Ω source impedance to avoid CMRR degradation. |
| 7 (REF2) | Reference voltage input for Channel 2 | Independent of REF1; enables dual independent output level-shifting for multiplexed ADC interfaces. |
| 8,13 (−VS) | Negative supply rail | Dual connection; also ties internally to exposed pad-must be routed to same net for thermal integrity. |
| 9 (+IN2) | Positive input of Channel 2 | Electrically isolated from Channel 1; supports true dual-channel simultaneous sampling. |
| 10,11 (RG2) | Gain-setting resistor connection for Channel 2 | Independent of RG1; allows different gains per channel without inter-channel coupling. |
| 12 (−IN2) | Negative input of Channel 2 | Matched to −IN1; maintains >80 dB CMRR to 4 kHz even at G = 1 for wideband interference rejection. |
| 14 (OUT2) | Output of Channel 2 | Capable of driving 2 kΩ load to ±(VS − 1.2 V); supports direct interface to SAR ADC inputs. |
| 15 (OUT1) | Output of Channel 1 | Differential-capable when used with OUT2; common-mode output adjustable via REF1/REF2. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel integration in 4 mm × 4 mm LFCSP | Enables 2× channel density vs. discrete single-channel IAs; reduces board area and system cost per channel without performance trade-off. |
| Differential output mode (single-channel configuration) | Provides high noise immunity for remote sensor links and drives differential-input ADCs without external op-amps or transformers. |
| Adjustable common-mode output via REF1/REF2 | Allows level-shifting to match single-supply ADC input ranges (e.g., 0 V to 2.5 V) while preserving full dynamic range. |
| Gain error ≤0.15% (B grade, G ≥ 10) | Minimizes calibration burden in production test; eliminates need for per-unit gain trim in medical-grade data loggers. |
| 0.25 µV p-p RTI noise (0.1–10 Hz, G = 100–1000) | Supports sub-microvolt resolution in strain-gage and thermopile applications without external filtering or averaging. |
Applications
| ECG Signal Conditioning | Wheatstone Bridge Readout |
|---|---|
Use Scenario: Amplifying microvolt-level differential signals from electrode pairs in 12-lead ECG systems with simultaneous dual-channel acquisition. IC Role / Device Role / Timing Role: Front-end instrumentation amplifier providing programmable gain, high CMRR, and low 1/f noise to preserve ST-segment morphology. Use Value: 126 dB CMRR at 60 Hz rejects power-line interference; 0.25 µV p-p noise enables detection of <1 µV T-waves without oversampling. | Use Scenario: Reading resistance changes in load cells, pressure sensors, and temperature-compensated strain gages with 0.01% full-scale accuracy. IC Role / Device Role / Timing Role: Precision differential-to-single-ended converter with user-set gain and reference-adjustable output swing. Use Value: 60 µV max input offset and 0.3 µV/°C drift minimize zero-point drift over temperature; 140 kHz bandwidth captures mechanical transients. |
| Industrial Process Monitoring | Remote Sensor Interface |
Use Scenario: Conditioner for 4–20 mA loop-powered sensors and analog field transmitters in PLC I/O modules. IC Role / Device Role / Timing Role: Dual-channel signal conditioner with independent gain and reference control for multi-sensor fusion. Use Value: ±2.3 V to ±18 V supply range accommodates legacy 24 V systems; 2.2 mA total quiescent current supports dense channel packing. | Use Scenario: Driving long cables (>10 m) from vibration or acoustic sensors in noisy factory environments. IC Role / Device Role / Timing Role: Configurable as single-channel differential output IA to reject common-mode noise on twisted-pair lines. Use Value: Differential outputs reduce EMI susceptibility; 100 dB CMRR at 4 kHz suppresses motor-drive switching noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8422ARMZ | Single-channel, 3 mm × 3 mm LFCSP, 130 dB CMRR (G = 100), 7 nV/√Hz noise, but no differential output mode. | Requires two units for dual-channel use; lacks REF2 and OUT2, increasing BOM count and layout area. | Select when only single-channel performance is needed and board space is extremely constrained. |
| INA128UA | Single-channel SOIC-8, 120 dB CMRR (G = 100), 12 nV/√Hz noise, 125 µV max offset (B grade), no LFCSP option. | Higher noise and offset limit resolution in low-level sensor apps; through-hole or SOIC footprint increases size vs. AD8222ACPZ-WP. | Select for legacy designs requiring SOIC compatibility or where thermal pad routing is not feasible. |
Compared with AD8222ACPZ-WP, AD8422ARMZ offers superior noise but requires duplication for dual-channel needs, while INA128UA trades performance for package familiarity-neither matches the AD8222ACPZ-WP's combination of dual-channel density, differential output capability, and B-grade precision in LFCSP.
Availability
AD8222ACPZ-WP is available at Aetrix Electronics and suitable for ECG monitoring systems, industrial process controllers, Wheatstone bridge sensor interfaces, and remote sensor signal conditioning requiring stable component supply and long-term manufacturability.
Supply support for AD8222ACPZ-WP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD8222ACPZ-WP belongs to Analog Devices' precision instrumentation amplifier product line, engineered specifically for high-fidelity, low-drift signal conditioning in medical, industrial, and test equipment where dual-channel integration and noise immunity are critical.
FAQ
What is the maximum gain achievable with AD8222ACPZ-WP, and how is it set?
The AD8222ACPZ-WP supports gains from 1 to 10,000, set independently per channel using an external resistor (RG) connected between pins 2–3 (RG1) or 10–11 (RG2). The gain equation is G = 1 + 49.4 kΩ/RG. For G = 10,000, RG = 4.94 Ω is required; standard 1% resistor values from Table 8 in the datasheet enable precise, repeatable gain selection without trimming. The AD8222ACPZ-WP defaults to G = 1 if RG is omitted.
Does AD8222ACPZ-WP support differential output, and how is it configured?
Yes, AD8222ACPZ-WP can be configured as a single-channel differential output instrumentation amplifier using OUT1 and OUT2 as complementary outputs, with REF1 and REF2 tied together to set common-mode voltage. This configuration is explicitly supported in the datasheet (Figure 50) and provides high noise immunity for driving differential-input ADCs or transmitting over noisy cables. Channel 2's inputs (±IN2) remain unused in this mode.
What is the operating temperature range for AD8222ACPZ-WP, and how does offset drift behave across it?
The AD8222ACPZ-WP is fully specified from −40°C to +85°C (industrial range), with operational capability up to +125°C. For the B grade, input offset drift is guaranteed ≤0.3 µV/°C over temperature, resulting in ≤80 µV total offset variation across the full −40°C to +85°C range. This low drift ensures stable baseline performance in unregulated enclosures or outdoor industrial deployments.
Can AD8222ACPZ-WP drive a 16-bit SAR ADC directly, and what output swing can be expected?
Yes, AD8222ACPZ-WP can directly drive 16-bit SAR ADCs with its rail-to-rail compatible output swing. At ±15 V supplies and RL = 10 kΩ, output swing is −13.8 V to +13.6 V (i.e., within 1.2–1.4 V of rails). With proper REF1/REF2 biasing, the output common-mode can be centered at mid-supply (e.g., 0 V for ±15 V), matching typical differential ADC input ranges. Settling time to 0.001% is 13 µs at G = 100, well within acquisition windows of modern SAR converters.
How does the LFCSP package of AD8222ACPZ-WP differ between CP-16-19 and CP-16-26 variants?
The AD8222ACPZ-WP uses the CP-16-19 LFCSP variant-4 mm × 4 mm, no thermal pad-optimized for maximum routing density under the device. Unlike CP-16-26 (which includes a thermal pad connected to −VS), CP-16-19 allows vias and traces beneath the IC, preserving PCB real estate. The exposed metal at corners is internally tied to −VS; vias must avoid these areas to prevent shorts. Thermal resistance θJA is 86°C/W (JEDEC 4-layer board), sufficient given the device's 2.2 mA total quiescent current.
AD8222ACPZ-WP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 2V/µs
- Gain Bandwidth Product:
- 7 MHz
- -3db Bandwidth:
- 1.2 MHz
- Current - Input Bias:
- 500 pA
- Voltage - Input Offset:
- 120 µV
- Current - Supply:
- 900µA (x2 Channels)
- Current - Output / Channel:
- 18 mA
- Voltage - Supply Span (Min):
- 4.6 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (4x4)
AD8222ACPZ-WP FAQ
1.How can I place an order for AD8222ACPZ-WP through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8222ACPZ-WP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8222ACPZ-WP reliable?
The price and inventory of AD8222ACPZ-WP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8222ACPZ-WP is usually 5 days.
3.What payment methods are accepted for AD8222ACPZ-WP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8222ACPZ-WP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8222ACPZ-WP?
AD8222ACPZ-WP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8222ACPZ-WP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8222ACPZ-WP?
For technical support, including AD8222ACPZ-WP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8222ACPZ-WP requirements.
6.How does Aetrix verify that AD8222ACPZ-WP is sourced from the original manufacturer or authorized distributors?
All AD8222ACPZ-WP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8222ACPZ-WP meets industry standards.
7.What is the process for return or replacement of AD8222ACPZ-WP?
All AD8222ACPZ-WP units undergo pre-shipment inspection (PSI). If there is an issue with AD8222ACPZ-WP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8222ACPZ-WP part is unused and in its original packaging.
Return procedure for AD8222ACPZ-WP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8222ACPZ-WP Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

