Analog Devices Inc. AD8331ARQZ-RL
- Part No.:
- AD8331ARQZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 20-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
AD8331ARQZ-RL.pdf
- Description:
- IC VGAIN AMP 20QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,479
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8331ARQZ-RL from Analog Devices is a single-channel ultralow-noise variable gain amplifier (VGA) with integrated preamplifier, programmable input impedance, and selectable postamp gain. It delivers 19 dB LNA gain, 120 MHz bandwidth, 0.74 nV/√Hz input voltage noise, and operates from a single 5 V supply. It is optimized for ultrasound time-gain control and high-speed ADC driver applications.
For engineers reviewing the AD8331ARQZ-RL datasheet, AD8331ARQZ-RL pinout, AD8331ARQZ-RL application, or AD8331ARQZ-RL equivalent, key selection criteria include its differential output architecture, linear-in-dB gain control (50 dB/V), active input impedance matching via RIZ, low output-referred noise (48 nV/√Hz in LO mode), and −40°C to +85°C industrial temperature range.
Technical Context
The AD8331ARQZ-RL integrates three functional blocks: an ultralow-noise LNA (0.74 nV/√Hz, 2.5 pA/√Hz), a 48 dB-range X-AMP® VGA with precise linear-in-dB scaling, and a pin-selectable postamp (3.5 dB or 15.5 dB). Its LNA supports single-ended input and differential outputs, with input impedance programmable from 50 Ω to 6 kΩ using external RIZ.
Gain is controlled by a 0–1 V analog voltage (pin GAIN) with 50 dB/V scaling and ±0.3 dB accuracy across 0.1–0.95 V. The HILO pin selects between two gain ranges: −4.5 to +43.5 dB (LO) or 7.5 to 55.5 dB (HI), while MODE sets positive or negative gain slope. Output clamping is user-adjustable via RCLMP.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LNA Gain | 19 dB (single-ended input to differential output; fixed, enables high SNR at signal source) |
| Small-Signal Bandwidth | 120 MHz (full gain range; supports ultrasound and I/Q baseband up to 60 MHz Nyquist) |
| Input Voltage Noise | 0.74 nV/√Hz (at 5 MHz; enables detection of microvolt-level signals in medical imaging) |
| Output-Referred Noise | 48 nV/√Hz (LO gain mode; matches 12-bit ADC noise floor with ≥70 dB SNR) |
| Gain Control Scaling | 50 dB/V (linear-in-dB; simplifies AGC loop design with predictable 10 mV = 0.5 dB step) |
| Supply Voltage | 4.5–5.5 V (single 5 V rail; eliminates dual-supply complexity in portable systems) |
| Operating Temperature | −40°C to +85°C (industrial grade; validated for embedded ultrasound front-ends) |
Pinout & Package
AD8331ARQZ-RL is housed in a 20-lead QSOP (RQ) package with exposed pad for thermal and electrical grounding. Pinout is fully defined per Analog Devices Rev. I datasheet Figure 3 and Table 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LMD | LNA midsupply bypass | Connects to 0.1 µF capacitor to stabilize LNA bias point; critical for low-noise operation |
| INH | LNA input | Single-ended RF/analog input; accepts ±275 mV AC-coupled signal |
| VPSL | LNA supply | Dedicated 5 V supply for LNA stage; decoupling required near pin |
| LOP / LON | LNA differential outputs | Drive VGA input; 13 dB gain from INH to LOP/LON (single-ended); 19 dB overall |
| VIP / VIN | VGA differential inputs | Accept differential signal from LNA; high CMRR minimizes common-mode interference |
| GAIN | Analog gain control | 0–1 V input sets VGA gain with 50 dB/V scaling; 10 MΩ input impedance avoids loading |
| HILO | Gain range select | Logic-high selects HI range (7.5–55.5 dB); logic-low selects LO range (−4.5–+43.5 dB) |
| VCM | Common-mode voltage reference | Sets output common-mode level (1.5–3.5 V range); enables DC-coupled ADC interfacing |
| RCLMP | Clamp level adjust | External resistor sets output clamping threshold; prevents ADC saturation during overload |
| VOH / VOL | VGA differential outputs | Low-impedance (1 Ω) differential outputs drive 500 Ω loads; support 4.5 V p-p swing |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow-noise LNA | 0.74 nV/√Hz voltage noise + 2.5 pA/√Hz current noise enables sub-microvolt signal recovery |
| Programmable input impedance | Adjustable 50–6 kΩ via single external RIZ resistor without degrading noise performance |
| Differential signal path | Suppresses even-order distortion and crosstalk; achieves −98 dB channel isolation in multichannel systems |
| Selectable postamp gain | 3.5 dB or 15.5 dB pin-strapped options optimize noise/gain trade-off for 10-bit vs. 12-bit ADCs |
| Output clamping | User-defined clamping via RCLMP prevents ADC input overload and preserves dynamic range |
Applications
| Ultrasound Time-Gain Control (TGC) | I/Q Signal Processing |
|---|---|
|
Use Scenario: Dynamic gain adjustment across echo depth in phased-array ultrasound receivers. IC Role / Device Role / Timing Role: Front-end VGA providing 48 dB programmable gain with <5 ns overload recovery to track fast-varying echoes. Use Value: Maintains consistent SNR across 120 MHz bandwidth while enabling real-time TGC curve programming via analog GAIN voltage. |
Use Scenario: Baseband amplification of quadrature demodulated signals in SDR and radar receivers. IC Role / Device Role / Timing Role: Differential I- and Q-path VGA with matched gain and phase response across full bandwidth. Use Value: Achieves <±0.1 dB channel-to-channel gain matching and <±2 ns group delay variation, preserving I/Q orthogonality. |
| High-Speed ADC Driver | AGC System Front-End |
|
Use Scenario: Driving 10-/12-bit, 40–105 MSPS differential ADCs in data acquisition systems. IC Role / Device Role / Timing Role: Low-noise, low-distortion driver with 4.5 V p-p output swing and 1 Ω output impedance. Use Value: Output-referred noise of 48 nV/√Hz ensures ≥70 dB SNR into 12-bit ADCs without degrading ENOB. |
Use Scenario: Closed-loop automatic gain control in optical receivers and RF test equipment. IC Role / Device Role / Timing Role: Precision linear-in-dB VGA with 50 dB/V gain law conformance and <500 ns response time. Use Value: Enables stable AGC loops with predictable settling and minimal overshoot due to monotonic gain control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8332ARUZ | Dual-channel, 100 MHz bandwidth, 145 mW/channel, TSSOP-28 package | Requires PCB redesign for dual-channel integration; higher power but lower per-channel cost in multi-channel systems | Choose when simultaneous dual-path gain control is needed and board space permits larger footprint |
| AD8375ACPZ-R7 | DC–200 MHz, 24 dB gain range, 1.8 V supply compatible, 12-bit ENOB optimized | Lower gain range and noise floor (1.2 nV/√Hz); suited for battery-powered, lower-performance receivers | Choose for low-voltage, wideband applications where 48 dB range and ultralow noise are not mandatory |
Compared with AD8331ARQZ-RL, AD8332ARUZ offers dual-channel integration at the cost of reduced bandwidth and higher power, while AD8375ACPZ-R7 trades gain range and noise performance for lower supply voltage and wider bandwidth-making AD8331ARQZ-RL optimal for high-fidelity ultrasound and precision AGC where noise and gain linearity are critical.
Availability
AD8331ARQZ-RL is available at Aetrix Electronics and suitable for ultrasound imaging systems, high-speed data acquisition, I/Q demodulation circuits, and industrial automatic gain control requiring stable component supply and long-term manufacturability.
Supply support for AD8331ARQZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD833x family was designed specifically for high-dynamic-range, low-noise analog signal conditioning in medical ultrasound, sonar, and communications infrastructure-emphasizing noise performance, gain accuracy, and robustness in demanding RF front-ends.
FAQ
What is the maximum small-signal bandwidth of the AD8331ARQZ-RL?
The AD8331ARQZ-RL has a guaranteed −3 dB small-signal bandwidth of 120 MHz under standard conditions (VOUT = 0.2 V p-p, TA = 25°C). This bandwidth remains stable across its full 48 dB gain range, making it suitable for wideband ultrasound and I/Q signal paths up to 60 MHz baseband.
How does the AD8331ARQZ-RL achieve programmable input impedance without degrading noise performance?
The AD8331ARQZ-RL uses an active impedance-matching architecture where a single external resistor (RIZ) sets the input resistance from 50 Ω to 6 kΩ while maintaining constant transconductance. This preserves the 0.74 nV/√Hz input voltage noise and 2.5 pA/√Hz current noise across all RIZ values, unlike passive matching networks that increase noise.
Can the AD8331ARQZ-RL drive a 12-bit ADC directly, and what output swing is supported?
Yes, the AD8331ARQZ-RL is optimized for 12-bit ADCs. Its differential outputs deliver up to 4.5 V p-p (VCM ± 1.125 V) into ≥500 Ω loads, with 1 Ω output impedance and 48 nV/√Hz output-referred noise-ensuring ≥70 dB SNR and no ENOB degradation when driving modern 12-bit, 40–105 MSPS converters.
What is the purpose of the RCLMP pin on the AD8331ARQZ-RL, and how is it configured?
The RCLMP pin on the AD8331ARQZ-RL connects to an external resistor that sets the output clamping voltage level. When enabled, this feature limits the differential output swing to prevent overdriving downstream ADC inputs. For example, RCLMP = 2.74 kΩ yields ±50 mV clamping accuracy in LO gain mode, protecting ADC front-ends during transient overload events.
Does the AD8331ARQZ-RL support both positive and negative gain slopes, and how is this selected?
Yes, the AD8331ARQZ-RL supports configurable gain slope via the MODE pin. A logic-low (0–1.0 V) on MODE yields positive gain slope (gain increases with increasing GAIN voltage), while a logic-high (2.25–5 V) yields negative slope. This flexibility allows seamless integration into both forward and reverse AGC architectures without external inversion circuitry.
AD8331ARQZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 20-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Variable Gain Amplifier
- Applications:
- Signal Processing
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-QSOP
AD8331ARQZ-RL FAQ
1.How can I place an order for AD8331ARQZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8331ARQZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8331ARQZ-RL reliable?
The price and inventory of AD8331ARQZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8331ARQZ-RL is usually 5 days.
3.What payment methods are accepted for AD8331ARQZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8331ARQZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8331ARQZ-RL?
AD8331ARQZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8331ARQZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8331ARQZ-RL?
For technical support, including AD8331ARQZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8331ARQZ-RL requirements.
6.How does Aetrix verify that AD8331ARQZ-RL is sourced from the original manufacturer or authorized distributors?
All AD8331ARQZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8331ARQZ-RL meets industry standards.
7.What is the process for return or replacement of AD8331ARQZ-RL?
All AD8331ARQZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD8331ARQZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8331ARQZ-RL part is unused and in its original packaging.
Return procedure for AD8331ARQZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8331ARQZ-RL Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

