Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Special Purpose Amplifiers

Analog Devices Inc. AD8332ACPZ-RL

Name: AD8332ACPZ-RL
Brand: Analog Devices Inc.
SKU: AD8332ACPZ-RL
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD8332ACPZ-RL

Manufacturer:: Analog Devices Inc.

Category:: Special Purpose Amplifiers

Package:: 32-WFQFN Exposed Pad, CSP

Datasheet:: AD8332ACPZ-RL.pdf

Description:: IC VGAIN AMP 32LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,996

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD8332ACPZ-RL from Analog Devices is a dual-channel, ultralow-noise, linear-in-dB variable gain amplifier (VGA) with integrated preamplifier and programmable input impedance. It delivers 19 dB LNA gain, 48 dB VGA gain range (−4.5 dB to +43.5 dB in LO mode), 100 MHz bandwidth, and 40 nV/√Hz output-referred noise-optimized for ultrasound time-gain control and high-speed differential ADC driving.

For engineers reviewing the AD8332ACPZ-RL datasheet, AD8332ACPZ-RL pinout, AD8332ACPZ-RL application, or AD8332ACPZ-RL equivalent, key selection criteria include dual-channel crosstalk (−98 dB), programmable R_IN via external resistor, HI/LO gain mode selection, clamping-level adjustability, and LFCSP-32 package thermal performance for high-density medical imaging front-ends.

Technical Context

The AD8332ACPZ-RL integrates two independent signal paths, each comprising an ultralow-noise LNA (0.74 nV/√Hz voltage noise), a 48 dB X-AMP® VGA with precise 50 dB/V linear-in-dB gain scaling, and a selectable postamp (3.5 dB or 15.5 dB). Gain control is analog, referenced to a 0–1 V input at the GAIN pin, with factory-trimmed channel-to-channel matching (±0.1 dB).

Each channel supports active input impedance matching via external R_IZ (50 Ω to 6 kΩ), differential outputs with 1 Ω postamp output impedance, and user-configurable clamping via R_CLMP. The device operates from a single 5 V supply, with dedicated LNA (VPS1/VPS2) and VGA (VPSV) supplies, and features ENBL/ENBV enable control per functional block.

Key Specifications

Parameter	Value and Actual Design Meaning
LNA Voltage Noise	0.74 nV/√Hz - enables detection of weak ultrasound echoes without degrading SNR before digitization.
VGA Bandwidth	100 MHz (−3 dB, small-signal) - supports wideband I/Q processing up to 50 MHz IF with flat gain response.
Output-Referred Noise	40 nV/√Hz (LO gain, VGAIN = 0.5 V) - matches dynamic range requirements of 12-bit ADCs sampling at ≥40 MSPS.
Channel Crosstalk	−98 dB at 1 MHz - ensures isolation between dual receive channels in phased-array ultrasound beamforming.
Gain Control Scaling	50 dB/V (±1.5 dB) - allows precise, predictable gain adjustment using standard DACs or PWM-filtered control voltages.
Input Impedance Range	50 Ω to 6 kΩ (via R_IZ) - permits direct matching to transducer arrays, coaxial lines, or transformer-coupled sources.
Clamping Accuracy	±50 mV (LO mode, R_CLMP = 2.74 kΩ) - protects downstream ADC inputs from overvoltage during echo burst saturation.

Pinout & Package

AD8332ACPZ-RL is housed in a 32-lead, 5 mm × 5 mm LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad. The package provides low thermal resistance (θ_JA = 33°C/W) and enhanced RF performance due to grounded exposed pad soldered with ≥9 thermal vias.

Pin/Terminal	Circuit Role	Design Meaning
LON1 / LON2	LNA inverting output (CH1/CH2)	Differential LNA output pair; requires matched 50 Ω termination to preserve common-mode rejection.
LOP1 / LOP2	LNA noninverting output (CH1/CH2)	Complements LONx for fully differential LNA output; drives VGA input stage directly.
VIN1 / VIN2	VGA inverting input (CH1/CH2)	Accepts differential LNA output; internal 100 Ω termination enables DC-coupled interface.
VIP1 / VIP2	VGA noninverting input (CH1/CH2)	Paired with VINx for true differential VGA input; rejects common-mode noise from PCB routing.
VOH1 / VOH2	VGA noninverting output (CH1/CH2)	Differential output driving ADC; supports 500 Ω load with ±1.125 V swing around VCM.
VOL1 / VOL2	VGA inverting output (CH1/CH2)	Completes differential output pair; maintains >80 dB CMRR across full gain and frequency range.
GAIN	Analog gain control input	0–1 V input sets VGA gain with 50 dB/V slope; high 10 MΩ impedance minimizes DAC loading.
HILO	Gain range select	Logic-high selects HI mode (7.5–55.5 dB); logic-low selects LO mode (−4.5–+43.5 dB) for extended dynamic range.
RCLMP	Clamp level set resistor	External resistor (e.g., 2.74 kΩ) defines output clamping threshold; enables overload protection without external diodes.
ENBL / ENBV	LNA/VGA enable controls	Independent digital enables allow power gating per functional block to reduce idle current by >95%.
VCM1 / VCM2	Output common-mode reference	Sets differential output midpoint; compatible with ADC VCM inputs (1.5–3.5 V range) for seamless interfacing.
VPS1/VPS2/VPSV	Supply pins (LNA CH1/CH2, VGA)	Separate supplies isolate LNA and VGA noise coupling; decoupling required per channel per datasheet layout guidelines.

Key Features

Feature	Design Value
Ultralow-noise LNA	0.74 nV/√Hz voltage noise + 2.5 pA/√Hz current noise enables sub-mV echo detection in 1–15 MHz ultrasound bands.
Programmable R_IN	Single external resistor (R_IZ) sets input impedance from 50 Ω to 6 kΩ without sacrificing noise figure or bandwidth.
Dual-channel integration	Two fully independent, matched channels in one LFCSP package reduce board area by >40% vs. discrete solutions.
Output clamping	User-defined clamping via R_CLMP prevents ADC saturation during near-field echo bursts, eliminating need for external limiters.
Linear-in-dB gain law	±0.2 dB conformance over 0.1–0.95 V gain control range ensures predictable, repeatable TGC ramp profiles in medical systems.

Applications

Ultrasound Time-Gain Control (TGC)	I/Q Signal Processing
Use Scenario: Amplifying weak, depth-dependent echo signals in phased-array ultrasound receivers with 120 dB dynamic range. IC Role / Device Role / Timing Role: Dual-channel VGA providing programmable, depth-synchronized gain with <2 ns group delay variation across full gain range. Use Value: Enables real-time TGC compensation while preserving SNR down to −90 dBFS, critical for B-mode image contrast resolution.	Use Scenario: Conditioning in-phase and quadrature baseband signals in software-defined radio (SDR) and Doppler ultrasound demodulators. IC Role / Device Role / Timing Role: Simultaneous, matched gain control of I and Q paths with −98 dB inter-channel crosstalk and identical phase response. Use Value: Maintains <0.1° I/Q phase imbalance across 100 MHz bandwidth, minimizing image artifacts and Doppler velocity errors.
High-Speed Dual ADC Driver	AGC for Sonar Receivers
Use Scenario: Driving 12-bit, 40–80 MSPS differential ADCs in portable ultrasound and industrial NDT equipment. IC Role / Device Role / Timing Role: Low-output-impedance (1 Ω), low-noise postamp delivering 4.5 V p-p differential swing into 500 Ω loads. Use Value: Achieves >70 dB SFDR at 10 MHz input without external amplification, reducing component count and layout complexity.	Use Scenario: Automatic gain control in underwater sonar receivers where signal amplitude varies over 100 dB due to target distance and medium loss. IC Role / Device Role / Timing Role: Fast-response (500 ns) VGA with overload recovery in <5 ns, enabling rapid gain adaptation to transient returns. Use Value: Supports closed-loop AGC with <10 µs settling time, improving target detection probability in cluttered acoustic environments.

Ultrasound Time-Gain Control (TGC)

I/Q Signal Processing

Use Scenario: Amplifying weak, depth-dependent echo signals in phased-array ultrasound receivers with 120 dB dynamic range.

IC Role / Device Role / Timing Role: Dual-channel VGA providing programmable, depth-synchronized gain with <2 ns group delay variation across full gain range.

Use Value: Enables real-time TGC compensation while preserving SNR down to −90 dBFS, critical for B-mode image contrast resolution.

Use Scenario: Conditioning in-phase and quadrature baseband signals in software-defined radio (SDR) and Doppler ultrasound demodulators.

IC Role / Device Role / Timing Role: Simultaneous, matched gain control of I and Q paths with −98 dB inter-channel crosstalk and identical phase response.

Use Value: Maintains <0.1° I/Q phase imbalance across 100 MHz bandwidth, minimizing image artifacts and Doppler velocity errors.

High-Speed Dual ADC Driver

AGC for Sonar Receivers

Use Scenario: Driving 12-bit, 40–80 MSPS differential ADCs in portable ultrasound and industrial NDT equipment.

IC Role / Device Role / Timing Role: Low-output-impedance (1 Ω), low-noise postamp delivering 4.5 V p-p differential swing into 500 Ω loads.

Use Value: Achieves >70 dB SFDR at 10 MHz input without external amplification, reducing component count and layout complexity.

Use Scenario: Automatic gain control in underwater sonar receivers where signal amplitude varies over 100 dB due to target distance and medium loss.

IC Role / Device Role / Timing Role: Fast-response (500 ns) VGA with overload recovery in <5 ns, enabling rapid gain adaptation to transient returns.

Use Value: Supports closed-loop AGC with <10 µs settling time, improving target detection probability in cluttered acoustic environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar variable gain amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD8331ARQZ	Single-channel, 120 MHz bandwidth, QSOP-20 package, higher LNA noise (0.82 nV/√Hz), no LFCSP option.	Lower channel density; suitable for cost-sensitive single-path systems where thermal performance is less critical.	Select when board space and thermal management are less constrained, and only one channel is required.
AD8334ACPZ-REEL7	Quad-channel, same LFCSP-64 package, 100 MHz bandwidth, 29.5 mA/channel quiescent current, higher power dissipation.	Higher integration for 4-channel beamformers; requires more complex power delivery and thermal design.	Choose for compact 4-channel ultrasound front-ends where footprint reduction outweighs added thermal design effort.

Compared with AD8332ACPZ-RL, AD8331ARQZ offers lower integration and simpler layout but lacks dual-channel matching and LFCSP thermal efficiency; AD8334ACPZ-REEL7 doubles channel count at the cost of increased supply current and PCB area-making AD8332ACPZ-RL the optimal balance for dual-path medical and sonar receivers.

Availability

AD8332ACPZ-RL is available at Aetrix Electronics and suitable for ultrasound imaging systems, sonar receivers, I/Q demodulator chains, and high-speed data acquisition requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for AD8332ACPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.

The AD833x family was designed specifically for medical ultrasound and high-fidelity RF receiver front-ends, emphasizing ultralow noise, precise gain linearity, and multi-channel integration in thermally efficient packages.

FAQ

What is the operating temperature range for the AD8332ACPZ-RL?

The AD8332ACPZ-RL is specified for operation from −40°C to +85°C ambient temperature. This industrial-grade range supports deployment in portable ultrasound scanners, field-deployable sonar units, and embedded medical devices subject to environmental stress. Thermal performance is validated with the exposed pad soldered to PCB ground using ≥9 thermal vias per JEDEC J-STD-51-9 guidelines.

Does the AD8332ACPZ-RL support single-supply operation?

Yes, the AD8332ACPZ-RL operates from a single 5 V supply (4.5 V to 5.5 V), with separate VPS1/VPS2 pins for the LNAs and VPSV for the VGA core. This architecture simplifies power design in battery-powered or space-constrained systems. Internal biasing enables rail-to-rail-compatible common-mode output swing (1.5 V to 3.5 V at VCM pins) without negative supplies.

How is input impedance programmed on the AD8332ACPZ-RL?

Input impedance is set via an external resistor (R_IZ) connected between the LMDx pins and ground. Values from 280 Ω to ∞ yield nominal input resistances of 50 Ω to 6 kΩ, respectively-enabling direct matching to transducers, coaxial cables, or transformer secondaries without degrading noise performance. The relationship is monotonic and documented in Table 1 of the AD8332ACPZ-RL datasheet.

What is the purpose of the HILO pin on the AD8332ACPZ-RL?

The HILO pin selects between two gain ranges: logic-low configures LO mode (−4.5 dB to +43.5 dB), optimized for maximum dynamic range; logic-high selects HI mode (7.5 dB to 55.5 dB), prioritizing high-gain sensitivity. This dual-range capability allows the AD8332ACPZ-RL to adapt to varying signal levels within a single system-e.g., shallow vs. deep tissue imaging-without changing external components.

Can the AD8332ACPZ-RL drive a 50 Ω load directly?

No-the AD8332ACPZ-RL is designed for high-impedance differential loads (≥500 Ω), with typical output swing specified into 500 Ω. Driving 50 Ω directly would exceed output current limits (45 mA short-circuit rating) and degrade distortion and noise performance. For 50 Ω interfaces, a balun or external driver stage is required; the AD8332ACPZ-RL's 1 Ω postamp output impedance ensures clean termination into properly designed 500 Ω ADC input networks.

AD8332ACPZ-RL Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: X-AMP®

Package/Case:: 32-WFQFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Variable Gain Amplifier

Applications:: Signal Processing

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 32-LFCSP-WQ (5x5)

AD8332ACPZ-RL FAQ

1.How can I place an order for AD8332ACPZ-RL through Aetrix?

Please submit a Request for Quotation (RFQ) for AD8332ACPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD8332ACPZ-RL reliable?

The price and inventory of AD8332ACPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8332ACPZ-RL is usually 5 days.

3.What payment methods are accepted for AD8332ACPZ-RL?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8332ACPZ-RL transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD8332ACPZ-RL?

AD8332ACPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD8332ACPZ-RL order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD8332ACPZ-RL?

For technical support, including AD8332ACPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8332ACPZ-RL requirements.

6.How does Aetrix verify that AD8332ACPZ-RL is sourced from the original manufacturer or authorized distributors?

All AD8332ACPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8332ACPZ-RL meets industry standards.

7.What is the process for return or replacement of AD8332ACPZ-RL?

All AD8332ACPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD8332ACPZ-RL, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD8332ACPZ-RL part is unused and in its original packaging.

Return procedure for AD8332ACPZ-RL:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…