Analog Devices Inc. AD8338ACPZ-R7
- Part No.:
- AD8338ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD8338ACPZ-R7.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,110
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8338ACPZ-R7 from Analog Devices is a low-power, fully differential variable gain amplifier (VGA) with 0 dB to 80 dB linear-in-dB gain control, 18 MHz bandwidth, 4.5 nV/√Hz input-referred noise at 80 dB gain, and integrated offset correction and automatic gain control (AGC) functions - designed for ultrasonic receivers, inductive telemetry front ends, and ADC driver compression stages.
For engineers reviewing the AD8338ACPZ-R7 datasheet, AD8338ACPZ-R7 pinout, AD8338ACPZ-R7 application, or AD8338ACPZ-R7 equivalent, key selection criteria include its voltage-controlled gain slope (12.5 mV/dB), differential output swing (2.8 V p-p), 3 mm × 3 mm LFCSP-16 package, and dual-input architecture supporting both voltage- and current-driven configurations.
Technical Context
The AD8338ACPZ-R7 implements an input-variable-gain architecture with a hyperbolic current-controlled VGA core, enabling constant 18 MHz −3 dB bandwidth across its full 80 dB gain range. Its linear-in-dB gain interface uses a 0.1 V to 1.1 V GAIN pin voltage to set gain with ±2 dB accuracy, while MODE pin inversion allows either increasing or decreasing gain vs. control voltage.
It integrates three functional subsystems: (1) offset null circuitry using OFSN–VREF capacitor-based auto-zeroing with programmable high-pass corner; (2) AGC loop with DETO current output and VAGC–VREF rms target setting; and (3) internal 1.5 V reference (VREF) biasing all critical analog nodes including INPR/INMR, OUTP/OUTM, and FBKP/FBKM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | 0 dB to 80 dB - enables 100× amplitude compression of high-dynamic-range signals before ADC sampling. |
| −3 dB Bandwidth | 18 MHz - supports baseband-to-IF signal chains up to ultrasonic frequencies without gain-dependent roll-off. |
| Input-Referred Noise | 4.5 nV/√Hz at 80 dB gain - ensures minimal SNR degradation in low-level signal amplification (e.g., piezoelectric sensor outputs). |
| Supply Current | 3.0 mA typical at mid-gain (VGAIN = 0.6 V) - enables battery-powered operation with <20 mW quiescent power at max gain. |
| Gain Control Slope | 12.5 mV/dB - permits precise, monotonic gain adjustment using standard DACs or analog control voltages. |
| Output Swing | 2.8 V p-p differential - drives 16-bit+ ADCs directly without external level-shifting or single-ended conversion. |
| Common-Mode Voltage | 1.5 V (internally referenced) - matches typical ADC differential input common-mode requirements and simplifies interface design. |
Pinout & Package
AD8338ACPZ-R7 is housed in a RoHS-compliant, thermally enhanced 3 mm × 3 mm, 16-lead LFCSP package with exposed pad (EPAD) requiring connection to quiet analog ground for optimal noise and thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INPR / INMR | Voltage-input differential pair | 1 kΩ total input resistance; accepts ac-coupled single-ended or differential sources; biased to 1.5 V by internal VREF. |
| INPD / INMD | Current-input differential pair | Direct VGA core injection point; enables gain range shift (±20 dB) and lower noise (1.5 nV/√Hz) when driven via external 50 Ω resistors. |
| GAIN | Analog gain control input | Accepts 0.1 V–1.1 V vs. COMM; sets gain linearly in dB at 12.5 mV/dB; determines system dynamic compression ratio. |
| MODE | Gain slope polarity selector | Logic-high (VBAT) = gain increases with GAIN voltage; logic-low (COMM) = gain decreases - enables inverted AGC loops. |
| OFSN | Offset null control terminal | Capacitor to VREF enables auto-zeroing; sets high-pass corner (e.g., 0.1 µF → ~400 Hz); disabling ties to COMM for dc-coupled operation. |
| VAGC / DETO | AGC feedback interface | VAGC–VREF defines target rms output (up to 1.0 V rms); DETO supplies ±10 µA detector current to close AGC loop. |
| OUTP / OUTM | Differential output terminals | Rail-to-rail output stage; 2.8 V p-p swing at 1.5 V common-mode; directly interfaces with differential-input ADCs or transformers. |
| VREF | Internal 1.5 V reference output | Biases inputs, outputs, and feedback nodes; must be bypassed with 0.1 µF to COMM; not externally loaded beyond 5 mA. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential signal path | Eliminates need for external baluns or op-amp converters when driving differential ADCs - reduces board area and distortion. |
| Integrated offset correction | Auto-zeroing via OFSN–VREF capacitor enables stable dc-coupled operation down to sub-Hz frequencies without manual trimming. |
| Configurable gain range | Switching between INPR/INMR (0–80 dB) and INPD/INMD (20–100 dB or −20–60 dB) allows optimization for SNR or dynamic range per application. |
| On-chip 1.5 V reference | Provides consistent biasing for all analog nodes - removes dependency on external references and improves PSRR and matching. |
| AGC with programmable response | DETO current output and external CDETO capacitor allow attack time tuning from 5 µs to >1 ms - adapts to burst vs. continuous signal envelopes. |
Applications
| Ultrasonic Signal Receivers | Inductive Telemetry Front Ends |
|---|---|
|
Use Scenario: Amplifying weak, wide-bandwidth echoes from piezoelectric transducers in medical imaging or industrial NDT systems. IC Role / Device Role / Timing Role: First-stage VGA conditioning low-mV signals with high SNR preservation and adjustable gain to accommodate varying tissue/material attenuation. Use Value: 4.5 nV/√Hz noise floor and 18 MHz bandwidth maintain time-of-flight resolution and pulse fidelity across gain settings. |
Use Scenario: Receiving modulated carrier signals from passive RFID tags or contactless position sensors in automotive or factory automation. IC Role / Device Role / Timing Role: Demodulator front-end amplifier with AGC maintaining constant envelope for downstream envelope detection or synchronous demodulation. Use Value: Integrated AGC (VAGC–VREF controlled) and fast 5 µs–1.75 ms response enable robust reception under variable coupling and distance conditions. |
| ADC Driver with Signal Compression | Low-Power Baseband Signal Chain |
|
Use Scenario: Driving high-resolution SAR or sigma-delta ADCs in portable instrumentation where input signal amplitude varies widely. IC Role / Device Role / Timing Role: Gain-controlled buffer ensuring full-scale utilization of ADC input range without clipping or quantization loss. Use Value: 2.8 V p-p differential output swing and rail-to-rail output stage eliminate external level-shifting, reducing component count and power. |
Use Scenario: Signal conditioning in battery-powered IoT sensor nodes requiring multi-decade dynamic range and sub-20 mW total power. IC Role / Device Role / Timing Role: Core analog front-end providing programmable gain, offset cancellation, and reference stability in compact footprint. Use Value: 3 mA supply current at mid-gain and 3 mm × 3 mm LFCSP package enable space-constrained, energy-efficient designs with no thermal derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8370ACPZ-R7 | Wider 20 dB–50 dB fixed-gain range; no AGC or offset null; 750 MHz bandwidth; higher 25 mA supply current. | Targeted at RF/IF gain blocks, not baseband/ultrasonic; lacks integrated AGC and dc correction needed for sensor front ends. | Select AD8370ACPZ-R7 only for high-frequency, fixed-gain IF amplification where AGC and offset handling are implemented externally. |
| VCA82x series (e.g., VCA824IPWPR) | Similar 0–80 dB gain range and 12.5 mV/dB slope; no integrated VREF or OFSN; requires external reference and offset trim; 25 mA supply current. | Requires additional support components (ref, cap, trim) increasing BOM and layout complexity; less suited for space/power-constrained designs. | Choose VCA824IPWPR only when legacy design reuse or specific TI ecosystem integration outweighs AD8338ACPZ-R7's integrated features and lower power. |
Compared with AD8338ACPZ-R7, AD8370ACPZ-R7 trades AGC/offset functionality for RF bandwidth and higher power, while VCA824IPWPR offers comparable gain control but demands external support circuitry - making AD8338ACPZ-R7 uniquely optimized for low-power, self-contained analog front ends in ultrasonic and telemetry systems.
Availability
AD8338ACPZ-R7 is available at Aetrix Electronics and suitable for ultrasonic signal receivers, inductive telemetry front ends, and ADC driver compression stages requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for AD8338ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial, communications, and healthcare markets since 1965.
The AD8338ACPZ-R7 belongs to Analog Devices' Variable Gain Amplifier product line, engineered specifically for low-noise, low-power, fully differential signal conditioning in sensor interface and data acquisition applications demanding wide dynamic range and integrated calibration features.
FAQ
What is the maximum operating temperature range for the AD8338ACPZ-R7?
The AD8338ACPZ-R7 is specified over the industrial temperature range of −40°C to +85°C. This rating is validated per Analog Devices' Rev. C datasheet, with thermal resistance θJA = 48.75°C/W for the 16-lead LFCSP package. Operation beyond +85°C may cause parametric shift or reliability risk; junction temperature must remain below 150°C under all conditions.
Can the AD8338ACPZ-R7 drive a 50 Ω load differentially?
No - the AD8338ACPZ-R7 is not designed to drive 50 Ω loads directly. Its differential output stage is optimized for high-impedance loads (RL = ∞ per AC specs), delivering 2.8 V p-p into open circuit. Driving 50 Ω would severely compress output swing and degrade distortion/noise. For 50 Ω interfaces, use an external line driver or transformer, or configure the AD8338ACPZ-R7 into current-output mode with appropriate termination.
How does the AD8338ACPZ-R7 achieve constant bandwidth across its 80 dB gain range?
The AD8338ACPZ-R7 achieves constant 18 MHz −3 dB bandwidth by implementing an input-variable-gain architecture: gain is adjusted by modulating the input-stage tail current (ID), not the output-stage transconductance. This preserves the small-signal frequency response of the VGA core and output amplifiers independently of gain setting - a key distinction from output-variable amplifiers that trade bandwidth for gain.
Is the VREF pin on the AD8338ACPZ-R7 intended to be used as a system reference for other components?
No - the VREF pin on the AD8338ACPZ-R7 is an internal 1.5 V reference intended solely to bias the device's own analog nodes (inputs, outputs, feedback paths). It is rated for ≤5 mA output and lacks the stability, accuracy, and drive strength required for external system referencing. Use a dedicated precision reference IC (e.g., ADR4515) for system-level voltage references.
What happens if the OFSN pin is left unconnected on the AD8338ACPZ-R7?
Leaving the OFSN pin unconnected on the AD8338ACPZ-R7 disables the offset correction circuit, resulting in higher dc offset errors - up to ±200 mV at mid-gain - which scale with gain and degrade dynamic range. For dc-coupled operation, OFSN must be tied to COMM; for ac-coupled auto-zeroing, connect a capacitor (e.g., 0.1 µF) between OFSN and VREF. Floating OFSN violates the absolute maximum rating and risks unpredictable behavior.
AD8338ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 50V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 18 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- -
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (3x3)
AD8338ACPZ-R7 FAQ
1.How can I place an order for AD8338ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8338ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8338ACPZ-R7 reliable?
The price and inventory of AD8338ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8338ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for AD8338ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8338ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8338ACPZ-R7?
AD8338ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8338ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8338ACPZ-R7?
For technical support, including AD8338ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8338ACPZ-R7 requirements.
6.How does Aetrix verify that AD8338ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All AD8338ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8338ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of AD8338ACPZ-R7?
All AD8338ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8338ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8338ACPZ-R7 part is unused and in its original packaging.
Return procedure for AD8338ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8338ACPZ-R7 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

