Analog Devices Inc. AD8345ARE
- Part No.:
- AD8345ARE
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
AD8345ARE.pdf
- Description:
- RF MODULATOR 140MHZ-1GHZ 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8345ARE from Analog Devices is a silicon RFIC quadrature modulator operating from 140 MHz to 1000 MHz, delivering +2.5 dBm P1dB output power at 800 MHz with −155 dBm/Hz noise floor, 0.5° RMS phase error, and 0.2 dB amplitude balance. It functions as the IF transmit modulator in digital wireless transceivers, enabling direct QPSK/QAM modulation for W-CDMA, GSM, and digital TV systems.
For engineers reviewing the AD8345ARE datasheet, AD8345ARE pinout, AD8345ARE application, or AD8345ARE equivalent, key selection criteria include LO frequency range compatibility (140–1000 MHz), differential baseband input drive requirements (1.2 Vp-p @ 5 V supply), RF output return loss (−20 dB), sideband suppression (−48 dBc typical at 220 MHz), and enable timing (2.5 μs turn-on).
Technical Context
The AD8345ARE integrates a polyphase phase splitter to generate precise I/Q LO signals, two Gilbert-cell double-balanced mixers, and a differential-to-single-ended converter delivering 50 Ω DC-coupled RF output at VOUT. Its bias architecture uses a Δ-VBE-based band gap reference controlled by the ENBL pin.
LO inputs (LOIP/LOIN) accept −10 to 0 dBm differential drive with −9 dB S11 when terminated via balun; baseband inputs (IBBP/IBBN/QBBP/QBBN) require external DC biasing to 0.7 V and support 80 MHz bandwidth at full-scale 1.2 Vp-p drive.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | 140 MHz to 1000 MHz - defines usable RF carrier synthesis range without quadrature degradation. |
| P1dB Output Power | +2.5 dBm at 800 MHz - maximum linear output before 1 dB compression, critical for PA driver stage sizing. |
| Noise Floor | −155 dBm/Hz at 20 MHz offset - sets minimum detectable signal level in receiver chain co-location. |
| Phase Error | 0.5° RMS (IS95) - directly determines EVM floor in CDMA systems; impacts constellation tightness. |
| Amplitude Balance | 0.2 dB - limits I/Q gain mismatch, constraining sideband suppression to ≥−40 dBc. |
| LO Leakage | −42 dBm at 800 MHz - residual unmodulated carrier at RF output; requires external nulling for <−65 dBc. |
| Supply Voltage | 2.7 V to 5.5 V - single-rail operation compatible with 3.3 V and 5 V system rails. |
| Enable Turn-On Time | 2.5 μs - time from ENBL high to RF output settling within 0.5 dB, relevant for TDD burst timing. |
Pinout & Package
AD8345ARE is housed in a 16-lead TSSOP_EP package with exposed paddle for thermal management. Pin assignments are validated per Analog Devices Rev. B datasheet Figure 2 and Table 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (IBBP, IBBN) | I-channel baseband differential input | High-impedance inputs requiring external 0.7 V DC bias; 1.2 Vp-p swing delivers full output power. |
| 5, 6 (LOIN, LOIP) | Differential LO input | AC-coupled ports accepting −10 to 0 dBm drive; internal 1.8 V DC bias enables balun or single-ended interface. |
| 7 (VPS1) | LO buffer & phase splitter supply | Must be decoupled with 1000 pF + 0.01 μF capacitors; tied to same potential as VPS2. |
| 8 (ENBL) | Enable control input | Logic threshold at VS/2; high = active (65 mA current), low = standby (70 μA). |
| 11 (VOUT) | RF output | 50 Ω DC-coupled single-ended output; requires AC coupling to prevent DC loading of downstream stages. |
| 12 (VPS2) | V-to-I converter & mixer core supply | Separate decoupling required; internal ESD diodes mandate connection to VPS1 at same potential. |
| 15, 16 (QBBP, QBBN) | Q-channel baseband differential input | Functionally identical to I-channel inputs; matched layout ensures amplitude/phase tracking. |
| 3, 4, 9, 10, 13, 14 (COM1–COM3) | Ground terminals | Three distinct ground nets: COM1 (LO section), COM2 (output stage), COM3 (mixer/V-to-I core); must connect to low-impedance ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Polyphase LO phase splitter | Enables <0.5° RMS phase error across 140–1000 MHz, eliminating need for external quadrature LO generation. |
| Differential baseband interface | Supports 80 MHz input bandwidth at 1.2 Vp-p, allowing direct connection to high-speed TxDAC® outputs without external amplification. |
| LO leakage nulling capability | DC offset adjustment on I/Q inputs reduces LO feedthrough to <−65 dBm after calibration, meeting stringent spectral mask requirements. |
| Single-supply operation | 2.7–5.5 V rail eliminates dual-supply design complexity while maintaining >25 dBm OIP3 linearity. |
| Thermally enhanced TSSOP_EP | Exposed paddle reduces θJA to 30°C/W when soldered, enabling sustained 65 mA operation at +85°C ambient. |
Applications
| Cellular Base Station Transceiver | W-CDMA Femtocell |
|---|---|
Use Scenario: IF-stage upconversion in macrocell BTS using digital predistortion feedback loop. IC Role / Device Role / Timing Role: Quadrature modulator converting 10–60 MHz I/Q baseband to 1920–1980 MHz RF with <1.3% EVM. Use Value: 0.2 dB amplitude balance and 0.5° phase error maintain ACLR >65 dB without iterative calibration. | Use Scenario: Compact indoor access point supporting 5-MHz W-CDMA channels with low power consumption. IC Role / Device Role / Timing Role: Direct-conversion modulator driven by AD9779A DAC, enabling zero-IF architecture with integrated LO splitting. Use Value: Single 3.3 V supply and 70 μA standby current reduce system power by 40% vs. discrete modulator solutions. |
| Digital TV Broadcast Modulator | LMDS Fixed Wireless Access |
Use Scenario: 8-VSB or QAM-256 modulation for ATSC transmitter front-end operating at 510–858 MHz. IC Role / Device Role / Timing Role: Final IF modulator stage generating 6 MHz channel bandwidth RF output with −72 dBc ACPR. Use Value: −155 dBm/Hz noise floor prevents adjacent-channel desensitization in multi-carrier broadcast environments. | Use Scenario: 24–38 GHz point-to-multipoint backhaul using IF upconversion to 2.5 GHz before final x10 multiplication. IC Role / Device Role / Timing Role: Stable LO-driven modulator providing repeatable sideband suppression (−42 dBc) across temperature for phase-locked loop coherence. Use Value: −40°C to +85°C specification and COM3 ground isolation ensure consistent modulation accuracy in outdoor enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quadrature modulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8346ARE | Pin-compatible but optimized for 200–900 MHz; −145 dBm/Hz noise floor; 1.8 dB lower P1dB at 800 MHz. | Better suited for lower-power portable handsets where 1 dB compression headroom is less critical than noise performance. | Select AD8346ARE only if operating below 200 MHz is unnecessary and −10 dBm LO drive suffices. |
| AD8349ARE | Same pinout; extended 250–1200 MHz range; +3.1 dBm P1dB; requires −1 dBm LO drive for optimal noise floor. | Required for LMDS/MMDS systems above 1 GHz or when higher output power is needed without external amplification. | Choose AD8349ARE when RF carrier exceeds 1000 MHz or when >+2.5 dBm linear output is mandatory. |
Compared with AD8346ARE and AD8349ARE, the AD8345ARE provides the optimal balance of wideband operation (140–1000 MHz), low-noise modulation (−155 dBm/Hz), and moderate power consumption (65 mA), making it the preferred choice for mid-band infrastructure where frequency agility and EVM stability are prioritized over extreme bandwidth or peak output.
Availability
AD8345ARE is available at Aetrix Electronics and suitable for cellular base station transceivers, W-CDMA femtocells, digital TV broadcast modulators, and LMDS fixed wireless access systems requiring stable component supply across industrial temperature ranges.
Supply support for AD8345ARE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and RF ICs for precision signal processing applications.
The AD8345ARE belongs to Analog Devices' RF transceiver modulator product line, designed specifically for direct-conversion wireless infrastructure requiring high linearity, low phase noise, and integrated LO quadrature generation.
FAQ
What is the recommended LO drive level for optimal noise performance in the AD8345ARE?
The AD8345ARE achieves its lowest noise floor (−155 dBm/Hz) at an LO drive level of −2 dBm. Reducing LO power to −10 dBm increases the noise floor by approximately 0.3 dB, while exceeding 0 dBm degrades linearity. This −2 dBm level is specified with 50 Ω source impedance and applies to both differential and single-ended LO configurations. The AD8345ARE datasheet Figure 21 confirms this relationship across the 140–1000 MHz band.
How does the AD8345ARE handle baseband input biasing, and what happens if external biasing is omitted?
The AD8345ARE baseband inputs (IBBP/IBBN/QBBP/QBBN) are not self-biasing and require external DC biasing to approximately 0.7 V. If omitted, the inputs operate outside their characterized common-mode range (0.6–0.8 V), causing severe gain compression, increased distortion, and degraded EVM. The AD8345ARE datasheet Table 1 specifies 0.7 V nominal DC common level, and Figure 4 shows bandwidth collapse below 0.4 V or above 1.0 V. AC-coupled designs must include resistive divider or DAC-based bias networks.
Can the AD8345ARE be used below 140 MHz, and what performance trade-offs occur?
The AD8345ARE can operate down to 70 MHz, but sideband suppression degrades significantly: from −48 dBc at 220 MHz to −20 dBc at 70 MHz (per Figure 29). Phase error increases beyond 0.5° RMS, and LO leakage rises due to reduced quadrature accuracy in the polyphase splitter. While functional, sub-140 MHz use requires external LO nulling and compromises EVM in standards like IS95. The AD8345ARE datasheet explicitly states that specifications are guaranteed only from 140 MHz onward.
What is the purpose of the multiple ground pins (COM1, COM2, COM3) on the AD8345ARE, and how should they be connected?
COM1 grounds the LO phase splitter and buffers; COM2 grounds the differential-to-single-ended output stage; COM3 grounds the baseband V-to-I converters and mixer cores. These are separate internal ground nets to prevent coupling between LO, RF, and baseband sections. All must connect to a low-impedance, solid ground plane - not daisy-chained - to maintain isolation. The AD8345ARE datasheet Figure 28 shows direct star grounding, and Table 3 emphasizes that improper grounding causes increased LO leakage and degraded sideband suppression.
Does the AD8345ARE support single-ended baseband drive, and what external components are required?
The AD8345ARE requires differential baseband drive but supports single-ended inputs via external circuitry. A unity-gain differential amplifier such as the AD8132 or AD8138 must convert the single-ended signal to differential format while adding the required 0.7 V common-mode bias. The AD8345ARE datasheet Figure 30 provides a verified schematic using two AD8132 op amps with 49.9 Ω input termination and precision bias network. Without this conversion, single-ended drive causes >10 dB degradation in sideband suppression and EVM.
AD8345ARE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Modulator
- LO Frequency:
- 140MHz ~ 1GHz
- RF Frequency:
- 140MHz ~ 1GHz
- P1dB:
- 2.5dBm
- Noise Floor:
- -155dBm/Hz
- Output Power:
- 2dBm
- Current - Supply:
- 78 mA
- Voltage - Supply:
- 2.7V ~ 5.5V
- Test Frequency:
- 800MHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP-EP
AD8345ARE FAQ
1.How can I place an order for AD8345ARE through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8345ARE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8345ARE reliable?
The price and inventory of AD8345ARE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8345ARE is usually 5 days.
3.What payment methods are accepted for AD8345ARE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8345ARE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8345ARE?
AD8345ARE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8345ARE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8345ARE?
For technical support, including AD8345ARE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8345ARE requirements.
6.How does Aetrix verify that AD8345ARE is sourced from the original manufacturer or authorized distributors?
All AD8345ARE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8345ARE meets industry standards.
7.What is the process for return or replacement of AD8345ARE?
All AD8345ARE units undergo pre-shipment inspection (PSI). If there is an issue with AD8345ARE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8345ARE part is unused and in its original packaging.
Return procedure for AD8345ARE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8345ARE Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

