Analog Devices Inc. AD8352ACPZ-R7
- Part No.:
- AD8352ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD8352ACPZ-R7.pdf
- Description:
- IC OPAMP RF/IF DIFF 1CIR 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,006
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8352ACPZ-R7 from Analog Devices is a 2.2 GHz ultralow-distortion differential RF/IF amplifier optimized for driving high-speed ADCs and interfacing SAW filters. It delivers 10 dB gain (AV = 10 dB), −84 dBc HD3 at 100 MHz, 40 dBm OIP3, 2.7 nV/√Hz input-referred noise, and operates from 3 V to 5.5 V supply. Its constant 3 kΩ input resistance simplifies impedance matching in RF receiver front-ends.
For engineers reviewing the AD8352ACPZ-R7 datasheet, AD8352ACPZ-R7 pinout, AD8352ACPZ-R7 application, or AD8352ACPZ-R7 equivalent, key selection criteria include differential output drive capability, single-resistor gain adjust (3–25 dB), distortion optimization via RD/CD network, fast settling (<2 ns), and LFCSP-16 package compatibility with high-frequency layout requirements.
Technical Context
The AD8352ACPZ-R7 employs a SiGe XFCB3 process to achieve broadband linearity up to 2.2 GHz (−3 dB BW at AV = 10 dB) while maintaining low noise (2.7 nV/√Hz RTI) and high slew rate (8 V/ns). Its buffered gain-setting architecture isolates RG from signal paths, preserving stable 3 kΩ input impedance across all gain settings.
It supports both differential and single-ended input configurations, with dedicated pins for common-mode voltage control (VCM), enable (ENB), and distortion tuning (RDP/RDN). Output features 100 Ω nominal differential impedance and ±10 mV output offset, enabling direct interface to 100 Ω differential ADC inputs without external termination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| −3 dB Bandwidth | 2.2 GHz at AV = 10 dB - supports wideband IF sampling up to 1 GHz Nyquist zone. |
| Gain Range | 3 dB to 25 dB via single resistor RG - enables precise system gain staging without redesign. |
| OIP3 | 41 dBm at 150 MHz - ensures >65 dB SFDR for 14-bit ADC drivers in demanding IF stages. |
| Input Noise | 2.7 nV/√Hz RTI - minimizes added noise in low-level RF/IF signal chains. |
| Settling Time | <2 ns to 1% - supports fast-pulse and time-interleaved ADC applications. |
| Supply Current | 37 mA typical at 5 V - balances performance and power in portable or thermally constrained systems. |
| Power-Down Current | 5.3 mA at 5 V - enables dynamic power management in multi-channel receivers. |
Pinout & Package
The AD8352ACPZ-R7 is housed in a 3 mm × 3 mm, 16-lead LFCSP package with exposed thermal pad requiring low-impedance ground connection. Pin 1 (RDP) to Pin 16 (VIP) follow standard top-view numbering; EPAD must be soldered to GND for thermal and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RDP / RDN | Positive/Negative distortion adjust terminals | Connect external RD/CD network to minimize third-order harmonics at target frequency (e.g., 0.2 pF + 4.3 kΩ for 100 MHz broadband HD3 reduction). |
| RGP / RGN | Positive/Negative gain adjust terminals | RG resistor between RGP and RGN sets gain (e.g., 115 Ω → 10 dB); input impedance remains fixed at 3 kΩ regardless of RG value. |
| VIP / VIN | Differential input terminals | AC-coupled balanced inputs biased at VCM; support single-ended operation when VIP is driven and RGN is terminated to 200 Ω. |
| VOP / VON | Differential output terminals | DC-biased at VCM; deliver 6 V p-p max swing into 200 Ω diff load; 100 Ω nominal output impedance matches standard differential ADC inputs. |
| VCM | Common-mode voltage reference | Sets input/output common-mode level (1.2–3.8 V range); typically decoupled with 0.1 µF to GND; floats to VCC/2 if left open. |
| ENB | Enable control input | Logic-high (>1.3 V) activates amplifier; draws only 75 nA bias current - compatible with low-power microcontroller GPIO. |
| GND (Pins 6,7,9,12) | Ground connections | Multiple low-inductance GND pins reduce ground bounce; must be tied directly to PCB ground plane under exposed pad. |
| VCC (Pins 8,13) | Positive supply | 3–5.5 V operation; dual VCC pins improve PSRR and reduce supply noise coupling into RF path. |
Key Features
| Feature | Design Value |
|---|---|
| Constant 3 kΩ input resistance | Eliminates re-matching when adjusting gain from 3 dB to 25 dB - simplifies filter design and source interface. |
| Differential output with 100 Ω impedance | Directly drives 100 Ω differential ADC inputs (e.g., AD9445) without external resistive matching networks. |
| Single-resistor gain and distortion tuning | RG sets gain; RD/CD network independently optimizes HD2/HD3 - enables application-specific linearity vs. bandwidth trade-offs. |
| Fast overdrive recovery & settling | <3 ns overdrive recovery and <2 ns 1% settling - preserves signal integrity in pulsed radar and burst-mode communications. |
| SiGe XFCB3 process technology | Delivers 2.2 GHz bandwidth with 2.7 nV/√Hz noise and 41 dBm OIP3 - outperforms GaAs alternatives in power efficiency and integration. |
Applications
| RF Receiver Front-End | High-Speed ADC Driver |
|---|---|
|
Use Scenario: Amplifying weak IF signals from mixer outputs before digitization in cellular base station receivers. IC Role / Device Role / Timing Role: Differential RF/IF gain block providing 10–15 dB fixed gain and ultralow distortion to preserve EVM in LTE/5G waveforms. Use Value: −84 dBc HD3 at 140 MHz and 41 dBm OIP3 ensure >70 dB spurious-free dynamic range for 14-bit ADC sampling at 105 MSPS. |
Use Scenario: Driving the analog inputs of wideband ADCs such as AD9445 in software-defined radio (SDR) platforms. IC Role / Device Role / Timing Role: High-fidelity differential driver delivering balanced 2 V p-p signals with sub-2 ns settling to meet ADC aperture jitter requirements. Use Value: 2.7 nV/√Hz input noise and 65 dB SFDR beyond 500 MHz enable accurate digitization of multi-carrier signals without added quantization error. |
| SAW Filter Interface | Single-Ended-to-Differential Conversion |
|
Use Scenario: Buffering and gain-setting after surface acoustic wave (SAW) bandpass filters in GPS/GNSS front-ends. IC Role / Device Role / Timing Role: Impedance-matched amplifier compensating SAW insertion loss while rejecting common-mode noise from PCB traces. Use Value: 3 kΩ input resistance matches typical SAW filter output impedance; CMRR >57 dB suppresses supply- and layout-induced common-mode interference. |
Use Scenario: Converting single-ended RF sources (e.g., VCO outputs, PLL buffers) to differential signals for I/Q demodulators. IC Role / Device Role / Timing Role: Single-ended input amplifier with internal common-mode feedback, generating precise 180° phase-balanced outputs. Use Value: Configurable via RN = 200 Ω on VIP; maintains <0.2° phase imbalance and <1 mV amplitude mismatch up to 200 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential RF/IF amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH5401RTVT | Higher bandwidth (18 GHz), but higher noise (4.3 nV/√Hz) and no integrated distortion tuning network. | Better suited for DC–10 GHz instrumentation; lacks RD/CD pins for harmonic cancellation - requires external filtering for HD3-sensitive IF stages. | Select LMH5401RTVT only when >5 GHz bandwidth is mandatory and distortion below −75 dBc is not required. |
| ADA4961ACPZ-R7 | Lower bandwidth (1.3 GHz), lower power (22 mA), and fixed 12 dB gain - no RG-based adjustment. | Optimized for low-power, fixed-gain ADC driving in battery-powered test equipment; cannot replace AD8352ACPZ-R7 in variable-gain IF chains. | Choose ADA4961ACPZ-R7 where power budget is critical and gain is static; avoid when gain flexibility or >1.5 GHz bandwidth is needed. |
Compared with LMH5401RTVT and ADA4961ACPZ-R7, the AD8352ACPZ-R7 uniquely combines 2.2 GHz bandwidth, adjustable gain (3–25 dB), on-chip distortion tuning, and 3 kΩ constant input impedance - making it the only option supporting reconfigurable, low-distortion IF amplification across 10–200 MHz bands without layout changes.
Availability
AD8352ACPZ-R7 is available at Aetrix Electronics and suitable for RF receiver front-ends, high-speed ADC driver circuits, and SAW filter interface designs requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for AD8352ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and RF ICs, serving precision instrumentation, communications, and industrial markets since 1965.
The AD8352ACPZ-R7 belongs to Analog Devices' RF/IF differential amplifier product line, engineered specifically for ultralow-distortion signal conditioning in wideband receiver chains from 10 MHz to 2 GHz.
FAQ
What is the maximum operating frequency of the AD8352ACPZ-R7?
The AD8352ACPZ-R7 achieves a −3 dB bandwidth of 2.2 GHz at AV = 10 dB, with usable gain flatness up to 300 MHz (0.2 dB) and functional operation beyond 500 MHz. Its SFDR exceeds 65 dB up to 500 MHz, confirming reliable RF/IF amplification through the L-band.
How do I configure the AD8352ACPZ-R7 for single-ended input operation?
To configure the AD8352ACPZ-R7 for single-ended input, drive VIP while connecting a 200 Ω resistor (RN) between VIP and RGN. Use RG values from Table 7 (e.g., 120 Ω for 12 dB gain into 200 Ω load) and retain RD/CD components for distortion optimization. The AD8352ACPZ-R7 maintains <2 ns settling and −83 dBc HD3 performance in this mode.
Does the AD8352ACPZ-R7 require external baluns for differential output?
No - the AD8352ACPZ-R7 provides true differential outputs (VOP/VON) with 100 Ω nominal impedance and inherent common-mode rejection. Baluns are optional and only used in legacy designs requiring single-ended output conversion; modern ADC interfaces use direct differential connection to maximize SNR and minimize component count.
What is the purpose of the RDP and RDN pins on the AD8352ACPZ-R7?
RDP and RDN on the AD8352ACPZ-R7 are dedicated distortion-adjust terminals. Connecting an RD resistor and CD capacitor between them forms a feedforward cancellation network that reduces second- and third-harmonic distortion - especially effective at frequencies below 300 MHz. For example, RD = 4.3 kΩ and CD = 0.2 pF optimize HD3 at 100 MHz.
Can the AD8352ACPZ-R7 drive a 50 Ω single-ended load?
The AD8352ACPZ-R7 is designed for 100 Ω differential loads (e.g., 200 Ω across VOP–VON). Driving a 50 Ω single-ended load requires external impedance transformation (e.g., 1:2 balun or resistive pad), which degrades noise figure and OIP3. For optimal performance, match to its native 100 Ω differential output impedance using standard ADC evaluation boards or PCB layout practices.
AD8352ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- RF/IF Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 8000V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 2.2 GHz
- Current - Input Bias:
- 75 nA
- Voltage - Input Offset:
- -
- Current - Supply:
- 37mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (3x3)
AD8352ACPZ-R7 FAQ
1.How can I place an order for AD8352ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8352ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8352ACPZ-R7 reliable?
The price and inventory of AD8352ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8352ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for AD8352ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8352ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8352ACPZ-R7?
AD8352ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8352ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8352ACPZ-R7?
For technical support, including AD8352ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8352ACPZ-R7 requirements.
6.How does Aetrix verify that AD8352ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All AD8352ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8352ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of AD8352ACPZ-R7?
All AD8352ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8352ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8352ACPZ-R7 part is unused and in its original packaging.
Return procedure for AD8352ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8352ACPZ-R7 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

