Analog Devices Inc. AD8367ARUZ-RL7
- Part No.:
- AD8367ARUZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD8367ARUZ-RL7.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8367ARUZ-RL7 from Analog Devices is a 500 MHz linear-in-dB variable gain amplifier (VGA) with integrated square-law RMS detector, designed for IF/RF signal conditioning in 200 Ω impedance systems. It delivers −2.5 dB to +42.5 dB analog gain control at 20 mV/dB scaling, supports AGC loop operation via DETO pin, and operates from 2.7 V to 5.5 V supply. Used in cellular base station IF chains and broadband power amplifier control loops.
For engineers reviewing the AD8367ARUZ-RL7 datasheet, AD8367ARUZ-RL7 pinout, AD8367ARUZ-RL7 application, or AD8367ARUZ-RL7 equivalent, key selection criteria include its 500 MHz 3 dB bandwidth, ±0.2 dB gain conformance over 40 dB range at 70 MHz, 26 mA quiescent current at 5 V, 354 mV rms AGC setpoint, and TSSOP-14 package compatibility with high-density RF layouts.
Technical Context
The AD8367ARUZ-RL7 implements Analog Devices' X-AMP® architecture: a 9-stage 200 Ω resistive ladder attenuator (5 dB/stage) followed by a 42.5 dB fixed-gain feedback amplifier with 100 GHz gain-bandwidth product. Gain direction is selectable via MODE pin (HI = positive slope, LO = negative slope), enabling both VGA and closed-loop AGC modes.
In AGC mode, the on-chip square-law detector compares VOUT to a factory-trimmed 354 mV rms setpoint; error current at DETO integrates externally (via CAGC) to generate VGAIN, achieving 1 μs small-signal response for 6 dB steps. Output centering is maintained via DECL/HPFL loop with user-adjustable corner frequency down to <10 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | −2.5 dB to +42.5 dB - full 45 dB span usable in single-supply 2.7–5.5 V systems without polarity inversion. |
| 3 dB Bandwidth | 500 MHz at mid-gain - supports wideband IF signals up to cellular/WiMAX frequencies without external compensation. |
| Gain Scaling | 20 mV/dB (±0.2 dB conformance) - enables precise, temperature-stable gain programming with standard DACs or op-amp integrators. |
| AGC Setpoint | 354 mV rms (−9.02 dBV) - internally trimmed, corresponds to 1 V p-p sine wave; provides calibrated RSSI output independent of crest factor. |
| Output IP3 | +36.5 dBm (re 200 Ω) at 70 MHz - ensures >80 dB spurious-free dynamic range in receiver front-ends with moderate input levels. |
| Supply Current | 26 mA at 5 V, maximum gain - optimized for low-power portable infrastructure; drops to 1.3–1.8 mA in ENBL-disabled state. |
| Noise Figure | 6.2 dB at max gain, 70 MHz - maintains sensitivity in weak-signal receive paths while supporting high gain compression headroom. |
Pinout & Package
AD8367ARUZ-RL7 is housed in a 14-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), rated for −40°C to +85°C industrial operation. Pin layout supports RF layout best practices: ICOM (Pins 1, 7, 14) and OCOM (Pin 8) provide dedicated low-inductance ground returns; VPSI/VPSO (Pins 12, 11) are internally tied but require external bypassing; HPFL (Pin 13) and DECL (Pin 9) enable user-configurable loop dynamics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INPT (Pin 3) | Signal Input | 200 Ω resistive ladder input node; requires ac-coupling if dc-biased; max 700 mV p-p to avoid overload. |
| GAIN (Pin 5) | Analog Gain Control | Voltage input (50–950 mV) scaled at 20 mV/dB; sets gain in VGA mode or receives AGC feedback in DETO-tied configuration. |
| MODE (Pin 4) | Gain Slope Selector | Logic HI → +42.5 dB at 950 mV (positive slope); Logic LO → +42.5 dB at 50 mV (negative slope, required for AGC). |
| DETO (Pin 6) | RMS Detector Output | Current-mode RSSI output; integrates externally to generate AGC voltage; 354 mV rms setpoint referenced to VOUT. |
| VOUT (Pin 10) | Signal Output | 50 Ω source impedance buffer; must be ac-coupled to 200 Ω load to preserve distortion performance and gain flatness. |
| ENBL (Pin 2) | Power Enable | Logic HI ≥2.5 V powers device (26 mA); Logic LO disables to 1.3–1.8 mA - enables fast power cycling in burst-mode systems. |
Key Features
| Feature | Design Value |
|---|---|
| X-AMP® Architecture | Monotonic, linear-in-dB gain synthesized across 9-stage 5 dB/resistor ladder with Gaussian interpolator - eliminates step nonlinearity and ensures ±0.2 dB conformance. |
| Integrated Square-Law Detector | Factory-trimmed 354 mV rms setpoint with <1 μs AGC response (CAGC = 100 pF) - enables self-contained level control without external diode detectors or log amps. |
| Output Centering Loop | DECL/HPFL pins support user-defined dc centering corner frequency (down to <10 kHz) - prevents saturation in ac-coupled IF chains with varying signal duty cycles. |
| 200 Ω System Optimization | Input ZIN = 200 Ω ±12.5 Ω; output buffered with 50 Ω series resistor into 200 Ω load - delivers specified noise, IP3, and gain flatness without external matching networks. |
| Single-Supply Operation | 2.7 V to 5.5 V supply range with rail-to-rail input/output swing capability - simplifies power design in mixed-signal baseband and IF subsystems. |
Applications
| Cellular Base Station IF Amplifier | Broadband Power Amplifier Control |
|---|---|
|
Use Scenario: Amplifying and gain-controlling 70–240 MHz IF signals in macrocell BTS transceivers prior to DAC or upconversion. IC Role / Device Role / Timing Role: Linear-in-dB VGA providing programmable gain staging between mixer and ADC, with AGC feedback for signal-level stabilization. Use Value: Maintains 45 dB dynamic range and <±0.2 dB gain error across temperature, ensuring consistent ADC utilization and EVM performance under fading channel conditions. |
Use Scenario: Closed-loop gain control of GaN/GaAs PAs in cable DOCSIS 3.1 and WiMAX CPE units to compensate for thermal drift and supply variation. IC Role / Device Role / Timing Role: AGC amplifier using internal detector and DETO-to-GAIN feedback to regulate PA input drive level in real time. Use Value: Enables 1 μs AGC response with 354 mV rms setpoint, preventing PA saturation during burst transmission and extending component lifetime. |
| High-Speed Data I/O Signal Conditioning | Complete Linear IF AGC Amplifier |
|
Use Scenario: Equalizing and amplifying high-speed serial data eye diagrams (e.g., JESD204B links) operating at 100–500 MHz baseband rates. IC Role / Device Role / Timing Role: Wideband VGA compensating for PCB trace loss and connector mismatch in FPGA-to-ADC/DAC interconnects. Use Value: 500 MHz bandwidth and 26 mA supply current allow real-time adaptive equalization without introducing jitter or group delay distortion. |
Use Scenario: Standalone AGC module for satellite modem IF stages where signal amplitude varies >40 dB due to path loss and rain fade. IC Role / Device Role / Timing Role: Self-contained AGC amplifier with integrated detector, requiring only CAGC and CHP capacitors for full functionality. Use Value: Eliminates need for external log amp, op-amp integrator, and reference voltage - reduces BOM count by 4–6 components and board area by >30 mm². |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8369ARUZ | Wider 700 MHz bandwidth, higher 30 mA supply current, same 200 Ω interface and X-AMP architecture. | Better suited for >400 MHz IF applications (e.g., LTE-A carrier aggregation), but less optimal for 70–240 MHz legacy baseband due to higher power. | Select AD8369ARUZ when system bandwidth exceeds 500 MHz and power budget allows +4 mA increase. |
| LMH6505MA/NOPB | DC–400 MHz bandwidth, 25 dB gain range, 25 mV/dB scaling, no integrated detector; SOIC-8 package. | Lacks on-chip AGC capability - requires external detector and integrator; lower integration reduces solution size but increases design complexity. | Choose LMH6505MA/NOPB for cost-sensitive, non-AGC VGA applications where board space permits discrete detector implementation. |
Compared with AD8367ARUZ-RL7, AD8369ARUZ extends bandwidth at the expense of power efficiency, while LMH6505MA/NOPB trades integration for lower cost and simpler layout - neither offers identical 500 MHz/AGC/detector co-integration in TSSOP-14.
Availability
AD8367ARUZ-RL7 is available at Aetrix Electronics and suitable for cellular infrastructure, broadband access equipment, and high-speed data converter interface designs requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for AD8367ARUZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D focused on precision signal chain solutions.
The AD8367ARUZ-RL7 belongs to Analog Devices' X-AMP® family of RF/IF variable gain amplifiers, engineered specifically for linear-in-dB gain control, integrated detection, and robust operation in 200 Ω communication systems.
FAQ
What is the maximum input signal level the AD8367ARUZ-RL7 can handle without distortion?
The AD8367ARUZ-RL7 accepts a maximum input of 700 mV p-p at INPT to avoid input stage overload. This limit applies across the full gain range and temperature range (−40°C to +85°C). Exceeding this level causes clipping and increased harmonic distortion, particularly at high gain settings where the 9-stage attenuator's first tap is selected. The 200 Ω input impedance remains stable up to 500 MHz, ensuring predictable loading in matched systems.
How does the AD8367ARUZ-RL7 implement automatic gain control (AGC) without external components?
The AD8367ARUZ-RL7 implements AGC using its on-chip square-law detector, which compares VOUT to a factory-trimmed 354 mV rms setpoint. When DETO is connected to GAIN and MODE is pulled low, the detector's output current integrates on an external capacitor (CAGC) to generate the control voltage. With CAGC = 100 pF, the AD8367ARUZ-RL7 achieves 1 μs response for 6 dB steps - requiring only one passive component for full closed-loop operation.
What is the purpose of the DECL and HPFL pins on the AD8367ARUZ-RL7?
DECL (Pin 9) and HPFL (Pin 13) configure the output dc centering loop. A capacitor from HPFL to ground sets the loop's corner frequency (fHP ≈ 0.02/CHP in kHz/nF); DECL provides the feedback node. This loop forces VOUT dc bias to VS/2, preventing saturation in ac-coupled IF chains. Without external capacitance, the corner is ~500 kHz; adding 10 nF lowers it to ~2 MHz, enabling stable operation with bursty or low-duty-cycle signals.
Can the AD8367ARUZ-RL7 operate from a 3.3 V supply, and how does that affect performance?
Yes, the AD8367ARUZ-RL7 operates from 2.7 V to 5.5 V, including 3.3 V nominal supplies. At 3.3 V, output swing reduces to ~2.8 V p-p (vs. 3.5 V p-p at 5 V), and output IP3 degrades by ~2.5 dB (to ~34 dBm at 70 MHz). Noise figure increases by ~0.5 dB. Quiescent current remains ~26 mA. All gain scaling, conformance, and AGC functionality are preserved - making it viable for low-voltage portable infrastructure where power efficiency is prioritized over peak linearity.
What package type and footprint does the AD8367ARUZ-RL7 use, and are there thermal considerations?
The AD8367ARUZ-RL7 uses a 14-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch) with θJA = 150°C/W. Its maximum junction temperature is 125°C, and it operates from −40°C to +85°C. For continuous 26 mA operation at 5 V, power dissipation is ~130 mW; with θJA, this yields ~20°C rise above ambient. Adequate copper pour on ICOM/OCOM pads and 0.1 μF ceramic decoupling at VPSI/VPSO are essential to maintain stability and prevent thermal drift in gain conformance.
AD8367ARUZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 500 MHz
- Current - Input Bias:
- 27 µA
- Voltage - Input Offset:
- -
- Current - Supply:
- 26mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
AD8367ARUZ-RL7 FAQ
1.How can I place an order for AD8367ARUZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8367ARUZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8367ARUZ-RL7 reliable?
The price and inventory of AD8367ARUZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8367ARUZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD8367ARUZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8367ARUZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8367ARUZ-RL7?
AD8367ARUZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8367ARUZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8367ARUZ-RL7?
For technical support, including AD8367ARUZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8367ARUZ-RL7 requirements.
6.How does Aetrix verify that AD8367ARUZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD8367ARUZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8367ARUZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD8367ARUZ-RL7?
All AD8367ARUZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8367ARUZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8367ARUZ-RL7 part is unused and in its original packaging.
Return procedure for AD8367ARUZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8367ARUZ-RL7 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

