Analog Devices Inc. AD8368ACPZ-REEL7
- Part No.:
- AD8368ACPZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 24-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD8368ACPZ-REEL7.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 24LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,203
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8368ACPZ-REEL7 from Analog Devices is a 800 MHz linear-in-dB variable gain amplifier (VGA) with integrated RMS detector, delivering −12 dB to +22 dB analog gain control, 37.5 dB/V scaling, and 50 Ω input/output impedance. It serves as a signal-leveling core in RF receiver IF stages, supporting automatic gain control (AGC) loops in cellular base station receivers and point-to-point radio links.
For engineers reviewing the AD8368ACPZ-REEL7 datasheet, AD8368ACPZ-REEL7 pinout, AD8368ACPZ-REEL7 application, or AD8368ACPZ-REEL7 equivalent, key selection criteria include its 800 MHz 3 dB bandwidth, on-chip AGC detector with −11 dBm setpoint, 9.5 dB noise figure at 140 MHz, and 24-lead LFCSP package with exposed thermal pad.
Technical Context
The AD8368ACPZ-REEL7 implements Analog Devices' X-AMP® architecture: an 18-section resistor ladder attenuator feeds interpolated signals to fixed-gain amplifier stages, enabling constant OIP3 (33 dBm) and output noise floor across gain settings. Its gain direction is configurable via MODE pin-high for increasing gain, low for decreasing gain-and supports both VGA and self-contained AGC operation.
Integrated square-law detector provides true RMS response independent of waveform crest factor; DETI accepts external signal monitoring points, while DETO delivers error current for closed-loop leveling. Output offset correction uses HPFL/DECL pins to set high-pass corner frequency, with design equations provided for CHPFL and CDECL selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 800 MHz 3 dB bandwidth-supports wideband IF and RF applications without external tuning. |
| Gain Control Range | −12 dB to +22 dB (34 dB span)-enables precise signal level management across dynamic input ranges. |
| Gain Scaling | 37.5 dB/V (MODE = high) or −38 dB/V (MODE = low)-linear-in-dB interface simplifies AGC loop design and calibration. |
| OIP3 @ 140 MHz | 33 dBm at maximum gain-ensures high linearity in multi-carrier and broadband systems. |
| Noise Figure | 9.5 dB at 140 MHz, maximum gain-low NF preserves SNR in sensitive receiver front-ends. |
| Input/Output Impedance | 50 Ω single-ended-simplifies matching to standard RF PCB traces and test equipment. |
| Supply Voltage | 4.5 V to 5.5 V-compatible with industrial 5 V rails; consumes 60 mA active, <3 mA disabled. |
| Package | 24-lead LFCSP (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad-optimized for RF thermal and EMI performance. |
Pinout & Package
AD8368ACPZ-REEL7 is housed in a RoHS-compliant 24-lead LFCSP (CP-24-7) with exposed thermal pad (EPAD) requiring low-impedance ground connection. Pin layout follows standard top-view numbering with dedicated supply, ground, RF I/O, gain control, detector, and mode configuration terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GAIN | Analog gain control voltage input | Accepts 0–1 V DC to set gain; slope polarity determined by MODE pin state. |
| 2 DETO | Detector output error current | Drives AGC integrator capacitor (CDETO); RSSI voltage reflects input power level. |
| 3 HPFL | High-pass filter loop compensation | Connects to capacitor setting high-pass corner frequency of output offset correction loop. |
| 4,14,15 DECL | Internal midsupply reference node | Provides VS/2 bias for detector and offset correction; requires low-ESR decoupling. |
| 5 DETI | Detector input sensing node | Accepts external RF signal for AGC loop; referenced to DECL; impedance ≈ 710 Ω. |
| 6,7 OCOM | Output common ground return | Must connect directly to low-impedance ground plane; critical for output impedance stability. |
| 8 OUTP | Single-ended RF output | 50 Ω output impedance; must be AC-coupled; drives 0 dBm typical into 50 Ω load. |
| 9,10 VPSO | Positive supply output rail | Internally connected to VPSI; requires external bypassing near package. |
| 11,12,13,22,23 VPSI | Positive supply input rail | 5 V supply input; all pins must be tied together and bypassed with 0.1 µF + bulk capacitance. |
| 16,17,18,20 ICOM | Input common ground return | Must connect directly to low-impedance ground plane; maintains 50 Ω input match. |
| 19 INPT | Single-ended RF input | 50 Ω input impedance; must be AC-coupled; max input 3 VP to avoid overload. |
| 21 MODE | Gain direction select | Pull high for gain-up mode (37.5 dB/V), low for gain-down mode (−38 dB/V) required for AGC. |
| 24 ENBL | Enable/disable control | Active-high logic; pulls supply current from 60 mA to <3 mA when grounded. |
| EPAD | Exposed thermal pad | Must be soldered to solid ground plane for thermal dissipation and RF grounding. |
Key Features
| Feature | Design Value |
|---|---|
| X-AMP® architecture | Resistor ladder + gm interpolator enables flat 800 MHz bandwidth and constant OIP3/noise floor vs. gain. |
| On-chip RMS detector | Accurate leveling to internal 63 mV rms (−11 dBm) setpoint, independent of crest factor or modulation. |
| Configurable gain polarity | MODE pin selects gain-up (+37.5 dB/V) or gain-down (−38 dB/V) transfer function for flexible AGC design. |
| Output offset correction | HPFL/DECL pins allow user-defined high-pass corner (e.g., 10 kHz–1 MHz) without affecting RF performance. |
| 50 Ω matched I/O | Guaranteed 50 Ω impedance over temperature, process, and gain setting-reduces matching network complexity. |
| Low-power disable mode | ENBL pin reduces supply current to <3 mA-enables rapid power cycling in battery or burst-mode systems. |
Applications
| Cellular Base Station Receiver | Point-to-Point Microwave Radio |
|---|---|
Use Scenario: IF stage in macrocell BTS receiver handling multi-carrier WCDMA/LTE signals with >30 dB dynamic range. IC Role / Device Role / Timing Role: VGA+AGC core providing real-time signal leveling before ADC sampling. Use Value: Maintains constant ADC input level despite fading or interference, preserving ENOB and reducing digital gain correction overhead. |
Use Scenario: Intermediate frequency amplifier in licensed 6–42 GHz backhaul radios operating at 140–380 MHz IF. IC Role / Device Role / Timing Role: Linear-in-dB gain control element in closed-loop AGC system with RSSI feedback. Use Value: Enables ±0.2 dB output power accuracy over 34 dB input range-critical for link budget stability and BER compliance. |
| RF Test Instrumentation | Defense EW Receiver Front-End |
Use Scenario: Signal conditioning path in vector signal analyzers requiring flat gain vs. frequency and calibrated dB-step response. IC Role / Device Role / Timing Role: Precision VGA with 100 ns gain step response and <±0.4 dB gain accuracy. Use Value: Supports fast sweep-based measurements and traceable amplitude calibration without software correction tables. |
Use Scenario: Wideband channelized receiver in electronic warfare systems covering HF–UHF bands with pulsed/jammed inputs. IC Role / Device Role / Timing Role: Fast-recovery AGC amplifier with external clamp circuit to prevent overload hang-up. Use Value: Recovers from strong transient pulses in <30 µs (AGC step response), maintaining situational awareness during jamming events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5330ACPZ-R7 | 30 dB gain range (−5 to +25 dB), 900 MHz BW, no integrated detector, requires external RMS detector for AGC. | Suitable for pure VGA use where detector integration is unnecessary; lacks self-contained AGC capability. | Select when board space allows separate detector and higher gain flatness is prioritized over AGC integration. |
| LMH6514MA/NOPB | 200 MHz BW, 45 dB gain range (−10 to +35 dB), no detector, 5 V supply, SOIC-8 package. | Targeted at lower-frequency IF applications (<200 MHz); lacks RF matching and thermal performance for >500 MHz use. | Choose for cost-sensitive, non-RF designs where bandwidth and integrated AGC are not required. |
Compared with AD8368ACPZ-REEL7, ADL5330ACPZ-R7 offers wider gain flatness but requires external detector circuitry, while LMH6514MA/NOPB trades bandwidth and integration for lower cost and simpler packaging-neither matches the AD8368ACPZ-REEL7's combination of 800 MHz bandwidth, on-chip AGC, and 50 Ω RF I/O in LFCSP.
Availability
AD8368ACPZ-REEL7 is available at Aetrix Electronics and suitable for cellular infrastructure, microwave radio, RF instrumentation, and defense EW systems requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for AD8368ACPZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD8368ACPZ-REEL7 belongs to Analog Devices' RF & Microwave Variable Gain Amplifier product line, engineered for precision AGC and wideband signal conditioning in wireless infrastructure and test equipment.
FAQ
What is the maximum RF input frequency supported by the AD8368ACPZ-REEL7?
The AD8368ACPZ-REEL7 has a 3 dB bandwidth of 800 MHz, verified across gain settings and temperature. At 380 MHz, it maintains 13 dBm P1dB and 29 dBm OIP3; performance degrades gradually beyond 800 MHz but remains usable up to 1 GHz in non-critical applications. The datasheet specifies guaranteed operation through 800 MHz.
How does the MODE pin affect gain behavior in the AD8368ACPZ-REEL7?
In the AD8368ACPZ-REEL7, pulling MODE high configures gain-up mode (Gain = 37.5 × VGAIN − 14 dB); pulling MODE low enables gain-down mode (Gain = −38 × VGAIN + 24.8 dB), which is mandatory for AGC operation. The MODE pin directly determines gain polarity and is electrically validated per Table 1 and Figure 32 of the Rev. C datasheet.
Can the AD8368ACPZ-REEL7 be used without the integrated detector?
Yes-the AD8368ACPZ-REEL7 functions fully as a standalone VGA without using DETI/DETO. The detector is uncommitted and optional; GAIN and MODE pins alone enable open-loop gain control. The detector only activates when DETI is driven and MODE is low, making it truly optional for pure VGA applications.
What is the purpose of the DECL and HPFL pins on the AD8368ACPZ-REEL7?
DECL provides the internal VS/2 reference for detector and offset correction circuits and must be decoupled with low-ESR capacitance. HPFL sets the high-pass corner frequency of the output offset correction loop. Their values jointly determine the low-frequency cutoff-e.g., 100 nF on HPFL yields ~10 kHz corner-without impacting RF gain or matching.
Is the AD8368ACPZ-REEL7 pin-compatible with other Analog Devices VGAs like the AD8367?
No-the AD8368ACPZ-REEL7 uses a 24-lead LFCSP (CP-24-7) package with unique pinout including four DECL pins, dual VPSI/VPSO groups, and dedicated DETI/DETO. The AD8367 uses a different 20-lead LFCSP with distinct pin mapping and no integrated detector, so PCB layout and routing are not interchangeable.
AD8368ACPZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 24-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 800 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 60mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-LFCSP-VQ (4x3.75)
AD8368ACPZ-REEL7 FAQ
1.How can I place an order for AD8368ACPZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8368ACPZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8368ACPZ-REEL7 reliable?
The price and inventory of AD8368ACPZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8368ACPZ-REEL7 is usually 5 days.
3.What payment methods are accepted for AD8368ACPZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8368ACPZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8368ACPZ-REEL7?
AD8368ACPZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8368ACPZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8368ACPZ-REEL7?
For technical support, including AD8368ACPZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8368ACPZ-REEL7 requirements.
6.How does Aetrix verify that AD8368ACPZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All AD8368ACPZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8368ACPZ-REEL7 meets industry standards.
7.What is the process for return or replacement of AD8368ACPZ-REEL7?
All AD8368ACPZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8368ACPZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8368ACPZ-REEL7 part is unused and in its original packaging.
Return procedure for AD8368ACPZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8368ACPZ-REEL7 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

