Analog Devices Inc. AD8369ARUZ-REEL7
- Part No.:
- AD8369ARUZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD8369ARUZ-REEL7.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:815
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8369ARUZ-REEL7 from Analog Devices is a 45 dB digitally controlled variable gain amplifier (VGA) operating from LF to 600 MHz, featuring 3 dB gain steps, differential 200 Ω input/output impedance, 37 mA quiescent current at 5 V, and –69 dBc IMD3 at 70 MHz into 1 kΩ. It serves as a precision IF/RF gain control stage in high-linearity receiver signal chains.
For engineers reviewing the AD8369ARUZ-REEL7 datasheet, AD8369ARUZ-REEL7 pinout, AD8369ARUZ-REEL7 application, or AD8369ARUZ-REEL7 equivalent, key selection criteria include gain flatness (±0.1 dB over ±20 MHz bandwidth up to 380 MHz), noise figure (7.0 dB at max gain), output IP3 (+19.5 dBm at 70 MHz), power-down current (<1 mA), and dual serial/parallel digital interface support.
Technical Context
The AD8369ARUZ-REEL7 implements a hybrid X-AMP® architecture: a 6 dB-step R-2R ladder attenuator followed by a fixed-gain amplifier with 3 dB interpolating output gain switching. This achieves precise 3 dB gain steps across its full 45 dB span while maintaining constant –3 dB bandwidth up to 600 MHz.
Digital control is selectable via SENB pin: parallel mode uses BIT3–BIT0 with DENB latch (falling edge), serial mode repurposes BIT0 as data and BIT1 as clock. Power-up is managed by PWUP (7 ms response), and common-mode bias is stabilized via CMDC with external 0.01 µF decoupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | –5 dB to +40 dB (RL = 1 kΩ); enables dynamic range compression in wideband receivers |
| Gain Step Accuracy | ±0.05 dB over full range; ensures predictable system-level gain calibration |
| Bandwidth | 600 MHz (–3 dB, all gain codes); supports cellular, PCS, and broadband IF sampling up to 380 MHz with <0.2 dB flatness |
| Output IP3 | +19.5 dBm at 70 MHz (1 kΩ load); maintains linearity across gain settings for multi-tone signals |
| Quiescent Current | 37 mA at 5 V; balances performance and power in battery- or thermally constrained systems |
| Power-Down Current | <1 mA at TA ≤ 85°C; enables rapid sleep/wake cycles in time-division systems |
| Noise Figure | 7.0 dB at maximum gain; degrades predictably with gain reduction due to fixed-noise-floor architecture |
Pinout & Package
AD8369ARUZ-REEL7 is housed in a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), rated for –40°C to +85°C industrial operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INHI / INLO | Differential RF input | Internally biased to ~1.7 V (VS/2 – 0.7 V); requires AC coupling; 200 Ω differential impedance |
| OPHI / OPLO | Differential RF output | Biased to VS/2 for max swing; 200 Ω differential impedance; direct coupling possible to compatible ADCs |
| BIT0–BIT3 | Digital gain control inputs | Parallel mode: 4-bit code; serial mode: BIT0 = data, BIT1 = clock; CMOS-compatible logic levels |
| DENB | Data enable / latch strobe | Falling edge latches parallel data; rising edge transfers serial shift register to gain control register |
| SENB | Interface mode select | Low = parallel; high = serial; determines functional assignment of BIT0/BIT1 |
| PWUP | Power-up control | High = active (37 mA); low = standby (<1 mA); 7 ms enable delay to output settling |
| CMDC | Common-mode decoupling | Provides buffered VS/2 reference; 0.01 µF cap to COMM reduces input CM impedance for improved SE operation |
| FILT | Offset loop filter | External capacitor sets high-pass corner of internal offset nulling loop (e.g., 0.1 µF → ~156 Hz) |
Key Features
| Feature | Design Value |
|---|---|
| Digitally controlled 3 dB gain steps | 45 dB span (–5 dB to +40 dB) with ±0.05 dB step accuracy enables precise AGC calibration |
| Dual digital interface | Selectable serial (BIT0/BIT1) or parallel (BIT0–BIT3 + DENB) control simplifies integration into FPGA/CPLD or microcontroller-based systems |
| Wideband flat gain response | ±0.1 dB flatness within ±20 MHz of 70/140/190/240/320/380 MHz carriers supports multi-standard radios |
| Low-power power-down mode | <1 mA disable current allows rapid gain-state cycling without thermal re-stabilization delays |
| Integrated common-mode biasing | Internal VS/2 references at input and output eliminate external level-shifting circuitry for differential ADC interfacing |
Applications
| Cellular/PCS Base Stations | IF Sampling Receivers |
|---|---|
Use Scenario: Dynamic gain adjustment in multi-carrier WCDMA/LTE base station transceivers to maintain ADC input level across varying RF signal strengths. IC Role / Device Role / Timing Role: Digitally controlled VGA placed between downconversion mixer and ADC to implement closed-loop AGC with <30 ns gain step response. Use Value: Enables 45 dB instantaneous dynamic range handling while preserving <±0.1 dB gain flatness across 20 MHz LTE channels at 380 MHz IF. | Use Scenario: Gain scaling of intermediate frequency signals prior to high-speed ADC sampling in software-defined radio architectures. IC Role / Device Role / Timing Role: Precision analog gain element in digitized IF chain, providing programmable attenuation before 12–16 bit ADCs with matched common-mode levels. Use Value: Delivers +19.5 dBm OIP3 and 7 dB noise figure at max gain, supporting high SFDR (>80 dBc) in 70 MHz IF sampling applications. |
| Fixed Wireless Access | Instrumentation |
Use Scenario: Adaptive signal conditioning in point-to-multipoint microwave backhaul receivers operating in 2.5–3.7 GHz bands with 20–40 MHz channel bandwidths. IC Role / Device Role / Timing Role: Wideband VGA in IF path after image-reject mixer, configured via parallel interface for deterministic latency in real-time link adaptation. Use Value: Maintains <0.2 dB gain flatness up to 380 MHz and –69 dBc IMD3 at 70 MHz, ensuring minimal EVM degradation in QAM-256 modulated signals. | Use Scenario: Programmable gain stage in broadband spectrum analyzers and vector signal analyzers requiring calibrated amplitude response from kHz to 600 MHz. IC Role / Device Role / Timing Role: Reference-grade VGA used in front-end signal conditioning modules where traceable gain accuracy and repeatability are critical. Use Value: Achieves ±0.05 dB gain step accuracy and <30 ns step response, enabling fast sweep-based amplitude calibration with sub-dB uncertainty. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled VGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8375ACPZ-R7 | Higher bandwidth (1.5 GHz), lower gain range (–12 dB to +22 dB), 50 Ω I/O, consumes 125 mA | Optimized for direct RF sampling above 500 MHz; not suitable for low-frequency or high-gain IF stages | Select AD8375ACPZ-R7 only when >1 GHz bandwidth and 50 Ω system interface are required |
| HMC624LP4E | 40 dB range (–5 dB to +35 dB), 2.5 GHz BW, 50 Ω I/O, serial-only interface, 100 mA supply current | Designed for microwave frequencies (DC–2.5 GHz); lacks parallel interface and low-current power-down mode | Choose HMC624LP4E for millimeter-wave test equipment where ultra-wide bandwidth outweighs power and interface flexibility |
Compared with AD8369ARUZ-REEL7, AD8375ACPZ-R7 offers double the bandwidth but sacrifices 23 dB of gain range and triples quiescent current, while HMC624LP4E extends frequency coverage to 2.5 GHz but removes parallel control and increases power consumption by 2.7× - making AD8369ARUZ-REEL7 optimal for cost-sensitive, power-aware IF gain control up to 600 MHz.
Availability
AD8369ARUZ-REEL7 is available at Aetrix Electronics and suitable for cellular base stations, IF sampling receivers, fixed wireless access units, and instrumentation systems requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for AD8369ARUZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and DSP ICs, serving precision instrumentation, communications, and industrial markets with robust, application-optimized solutions.
The AD8369ARUZ-REEL7 belongs to Analog Devices' X-AMP® family of digitally controlled VGAs, engineered specifically for high-linearity, wideband IF/RF gain control in cellular infrastructure, wireless test equipment, and broadband receivers.
FAQ
What is the absolute maximum supply voltage for AD8369ARUZ-REEL7?
The absolute maximum supply voltage (VPOS) for AD8369ARUZ-REEL7 is 5.5 V. Exceeding this rating may cause permanent damage. The device operates over a recommended range of 3.0 V to 5.5 V, with typical quiescent current of 37 mA at 5 V and 32 mA at 3 V. Operation at 5.5 V is permissible only under transient conditions per Absolute Maximum Ratings; sustained use should remain within the specified 3.0–5.5 V operational range to ensure reliability and parametric compliance.
Does AD8369ARUZ-REEL7 support both serial and parallel digital interfaces simultaneously?
No, AD8369ARUZ-REEL7 does not support simultaneous serial and parallel operation. Interface mode is selected exclusively by the SENB pin: logic low (≤ VS/2) configures parallel mode (BIT0–BIT3 as data lines), while logic high (≥ VS/2) enables serial mode (BIT0 as data, BIT1 as clock). The two modes are mutually exclusive; mixing control signals from both interfaces will result in undefined behavior or incorrect gain setting. AD8369ARUZ-REEL7 must be hardwired to one mode during PCB layout.
What is the purpose of the FILT pin on AD8369ARUZ-REEL7?
The FILT pin on AD8369ARUZ-REEL7 connects to the internal offset nulling loop's high-pass corner network. An external capacitor from FILT to ground (e.g., 0.1 µF) lowers the loop's corner frequency from its nominal 520 kHz (±20%) to ~156 Hz, improving low-frequency DC stability and reducing drift in baseband or narrowband applications. This capacitor works in parallel with an internal 30 pF element; no external resistor is required. Omitting the FILT capacitor results in higher corner frequency and potential low-frequency gain error.
Can AD8369ARUZ-REEL7 drive a 50 Ω single-ended load directly?
No, AD8369ARUZ-REEL7 cannot directly drive a 50 Ω single-ended load. Its outputs (OPHI/OPLO) present a nominal 200 Ω differential impedance, optimized for balanced 200 Ω or 1 kΩ loads. Driving 50 Ω requires external impedance transformation - typically a balun (e.g., TC4-1W) or passive matching network - to avoid severe mismatch, gain error, and degraded return loss (S22). The datasheet specifies performance only for RL = 200 Ω or 1 kΩ; operation into 50 Ω is unsupported and invalidates published specs like IP3 and IMD3.
How does gain accuracy vary with temperature for AD8369ARUZ-REEL7?
AD8369ARUZ-REEL7 exhibits ≤ ±0.5 dB gain error over –40°C to +85°C at 70 MHz (3σ data across two lots), with worst-case deviation occurring at extremes of frequency and temperature. At 380 MHz and +85°C, gain error reaches ±0.5 dB relative to 25°C baseline; at 10 MHz and –40°C, it remains within ±0.2 dB. This variation is process- and temperature-dependent but tightly bounded - enabling robust AGC loop design without per-unit calibration. Full characterization data is provided in TPCs 25–29 of the AD8369 datasheet Rev. A.
AD8369ARUZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- X-AMP®
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 1200V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 600 MHz
- Current - Input Bias:
- 160 µA
- Voltage - Input Offset:
- -
- Current - Supply:
- 37mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
AD8369ARUZ-REEL7 FAQ
1.How can I place an order for AD8369ARUZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8369ARUZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8369ARUZ-REEL7 reliable?
The price and inventory of AD8369ARUZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8369ARUZ-REEL7 is usually 5 days.
3.What payment methods are accepted for AD8369ARUZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8369ARUZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8369ARUZ-REEL7?
AD8369ARUZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8369ARUZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8369ARUZ-REEL7?
For technical support, including AD8369ARUZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8369ARUZ-REEL7 requirements.
6.How does Aetrix verify that AD8369ARUZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All AD8369ARUZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8369ARUZ-REEL7 meets industry standards.
7.What is the process for return or replacement of AD8369ARUZ-REEL7?
All AD8369ARUZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8369ARUZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8369ARUZ-REEL7 part is unused and in its original packaging.
Return procedure for AD8369ARUZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8369ARUZ-REEL7 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

