Analog Devices Inc. AD8370AREZ
- Part No.:
- AD8370AREZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
AD8370AREZ.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8370AREZ from Analog Devices is a digitally controlled variable gain amplifier (VGA) optimized for IF and RF gain control in differential signal chains. It delivers −3 dB bandwidth of 750 MHz, two selectable gain ranges (−11 dB to +17 dB and +6 dB to +34 dB), 40 dB precision gain range, and 7 dB noise figure at maximum gain - enabling high-dynamic-range receiver front-ends in cable infrastructure and IF sampling systems.
For engineers reviewing the AD8370AREZ datasheet, AD8370AREZ pinout, AD8370AREZ application, or AD8370AREZ equivalent, key selection criteria include its 16-lead TSSOP package with exposed paddle, differential 200 Ω input / 100 Ω output impedance, serial 8-bit digital interface, power-down capability (<4 mA), and operation across −40°C to +85°C.
Technical Context
The AD8370AREZ implements a three-stage architecture: a gain-range-selectable preamplifier (MSB-controlled), a 7-bit vernier transconductance stage offering <2 dB resolution in high-gain mode and <1 dB in low-gain mode, and a fixed-gain output amplifier. Its XFCB bipolar process enables stable 750 MHz bandwidth across all gain codes while maintaining low distortion.
Gain is set via an 8-bit serial word: MSB selects between high/low gain modes (17 dB offset), and the remaining 7 bits adjust gain linearly in precise steps (0.409 V/V/code in high mode, 0.056 V/V/code in low mode). Power-up is controlled by the PWUP pin, and quiescent current is 78 mA typical at 5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| −3 dB Bandwidth | 750 MHz - supports wideband IF stages up to cellular LTE and DOCSIS 3.1 channel bandwidths. |
| Gain Range | 40 dB total (−11 dB to +34 dB) across two overlapping modes - enables dynamic input range adaptation without external attenuation. |
| Noise Figure | 7.2 dB @ 70 MHz - preserves SNR in sensitive receiver front-ends when operating at high gain. |
| OIP3 | 35 dBm @ 70 MHz - ensures robust linearity against strong interferers in multi-carrier cable and wireless IF applications. |
| Input/Output Impedance | 200 Ω differential input / 100 Ω differential output - directly interfaces SAW filters and ADC drivers without matching networks. |
| Digital Interface | Serial 8-bit TTL-compatible (CLCK, DATA, LTCH) - simplifies FPGA/MCU control with minimal GPIO usage and no external level-shifting. |
| Supply & Power | Single 3.0–5.5 V supply; 78 mA quiescent current; <4 mA in power-down - reduces thermal load and enables low-power standby in battery-assisted or energy-conscious designs. |
Pinout & Package
AD8370AREZ is housed in a thermally enhanced 16-lead TSSOP package (4.4 mm × 5.0 mm × 1.2 mm) with exposed paddle for improved heat dissipation and grounded ICOM connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INHI / INLO | Differential input pair | 200 Ω differential input impedance; internally biased; accepts balanced AC-coupled or DC-coupled signals. |
| OPHI / OPLO | Differential output pair | 100 Ω differential output impedance; midsupply-biased; drives 100 Ω loads directly (e.g., ADC inputs or SAW filters). |
| VCCI / VCCO | Input/output supply rails | Separate 3.0–5.5 V supplies allow independent noise isolation; require local 0.1 µF ceramic decoupling. |
| ICOM / OCOM | Input/output common-mode ground | Low-impedance ground reference nodes; tied to exposed paddle; must be connected to system ground plane. |
| VOCM | Output common-mode voltage monitor | Provides midsupply voltage for external bypassing; not for external drive - improves output CMRR stability. |
| PWUP | Power enable control | Active-high logic input; >1.8 V enables operation; <0.8 V places device in <4 mA power-down state with gain retention. |
| CLCK / DATA / LTCH | Serial digital interface | TTL-compatible 8-bit serial port; data latched on rising edge of CLCK when LTCH is low; supports ≥20 MHz clock rate. |
Key Features
| Feature | Design Value |
|---|---|
| Dual gain-range architecture | MSB-switched high/low modes (17 dB offset) enable simultaneous optimization of noise figure (low-gain mode) and dynamic range (high-gain mode). |
| Precision gain resolution | 0.409 V/V/code (high mode) and 0.056 V/V/code (low mode) - supports fine AGC loop calibration and repeatable gain setting across temperature. |
| Differential I/O with active termination | 200 Ω input / 100 Ω output formed by active circuitry - eliminates need for external resistive matching and maintains impedance stability over frequency. |
| Thermally enhanced TSSOP | Exposed paddle soldered to PCB ground plane achieves θJA = 30°C/W - sustains full performance at 78 mA quiescent current without derating. |
| Preserved gain in power-down | Gain code retained during PWUP-low state - enables fast wake-up (<100 ns) without reprogramming, critical for burst-mode receivers. |
Applications
| Cable Modem Upstream Path | IF Sampling Receiver Front-End |
|---|---|
Use Scenario: Amplifying upstream QAM signals (5–42 MHz) before digitization in DOCSIS-compliant cable modems. IC Role / Device Role / Timing Role: Digitally controlled VGA providing programmable gain to maintain constant ADC input level despite varying upstream transmit power. Use Value: 40 dB gain range and 35 dBm OIP3 suppress composite triple beat (CTB) and cross-modulation distortion in multi-channel upstream transmission. | Use Scenario: Conditioning intermediate frequency signals (70–140 MHz) prior to high-speed ADC sampling in software-defined radios. IC Role / Device Role / Timing Role: Differential IF gain stage with matched input/output impedance, preserving signal integrity and minimizing group delay variation. Use Value: 750 MHz −3 dB bandwidth and ±0.02 dB gain flatness at 70 MHz ensure accurate amplitude response across wide IF bands. |
| Differential ADC Driver | SAW Filter Interface |
Use Scenario: Driving fully differential pipeline or sigma-delta ADCs requiring precise common-mode control and low noise. IC Role / Device Role / Timing Role: Gain-adjustable, low-noise driver delivering 1 Vp-p differential output into 100 Ω loads with VOCM-referenced common-mode voltage. Use Value: 7.2 dB noise figure and 78 mA quiescent current achieve optimal ENOB trade-off for 14-bit+ ADCs operating at 100 MSPS. | Use Scenario: Interfacing bandpass SAW filters (typically 50–100 Ω differential) in GPS, ISM-band, or cellular front-ends. IC Role / Device Role / Timing Role: Impedance-matched VGA bridging filter output to next stage while compensating for filter insertion loss. Use Value: Active 100 Ω differential output eliminates need for external matching components, reducing BOM count and layout sensitivity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar VGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8375ACPZ-R7 | Higher bandwidth (1.3 GHz), higher supply current (120 mA), same 16-lead LFCSP package; requires 5 V only. | Better suited for >1 GHz IF applications (e.g., microwave backhaul); less optimal for low-power or 3.3 V–only systems. | Select AD8375ACPZ-R7 when bandwidth >1 GHz is required and power budget allows +50 mA increase. |
| LMH6401IRGTR | DC-coupled, 1.7 GHz bandwidth, analog gain control (0–24 dB), 3.3 V only, 16-pin QFN; no power-down mode. | Preferred for baseband or wideband DC-coupled paths; lacks digital interface and low-power shutdown. | Choose LMH6401IRGTR for analog-controlled, ultra-wideband gain adjustment where serial programming is unnecessary. |
Compared with AD8375ACPZ-R7 and LMH6401IRGTR, the AD8370AREZ offers the best balance of 750 MHz bandwidth, 40 dB digital gain range, low 7.2 dB noise figure, and 3.0–5.5 V flexible supply - making it ideal for cost-sensitive, thermally constrained IF gain control where precise digital AGC and power-down are essential.
Availability
AD8370AREZ is available at Aetrix Electronics and suitable for cable infrastructure, IF sampling receivers, and SAW filter interfacing requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD8370AREZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets.
The AD8370AREZ belongs to Analog Devices' RF/IF VGA product line, designed specifically for digitally programmable gain control in high-linearity, wideband receiver signal chains from baseband through 750 MHz.
FAQ
What is the maximum operating frequency of the AD8370AREZ?
The AD8370AREZ has a −3 dB bandwidth of 750 MHz, verified across its full 40 dB gain range and operating temperature (−40°C to +85°C). Performance remains stable up to this frequency with ≤±0.04 dB gain flatness at 240 MHz and usable response beyond 750 MHz - making it suitable for DOCSIS 3.1, LTE, and wideband IF applications. The AD8370AREZ does not specify operation above 750 MHz in datasheet conditions.
Does the AD8370AREZ support 3.3 V operation?
Yes, the AD8370AREZ operates from a single supply of 3.0 V to 5.5 V. At 3.3 V, it maintains full functionality including 750 MHz bandwidth, 40 dB gain range, and serial digital interface timing - though output IP3 degrades slightly to 33 dBm and noise figure increases to 7.4 dB at 140 MHz. The AD8370AREZ datasheet explicitly validates 3 V operation in Section "3 V Operation" (Page 20).
How is gain controlled on the AD8370AREZ?
The AD8370AREZ uses an 8-bit serial digital interface: the MSB selects between low-gain (−11 dB to +17 dB) and high-gain (+6 dB to +34 dB) modes, while the remaining 7 bits adjust gain in precise linear steps (0.409 V/V/code in high mode, 0.056 V/V/code in low mode). Data is clocked in on CLCK rising edges while LTCH is low, then latched on the next LTCH high transition. This interface is implemented directly in the AD8370AREZ silicon with no external components required.
Can the AD8370AREZ drive a 50 Ω single-ended load?
The AD8370AREZ is optimized for 100 Ω differential loads and does not natively support 50 Ω single-ended operation. Driving a 50 Ω single-ended load would require external balun or resistor network, degrading noise figure, OIP3, and gain accuracy. Its specified output performance (e.g., 35 dBm OIP3, ±0.02 dB flatness) applies only to 100 Ω differential loads per the AD8370AREZ datasheet test conditions. For 50 Ω systems, consider redesigning the interface or selecting a different amplifier.
What is the thermal performance of the AD8370AREZ package?
The AD8370AREZ uses a 16-lead TSSOP with exposed paddle, achieving θJA = 30°C/W when the paddle is soldered to a minimum 1 cm² copper pour. At 78 mA quiescent current and 5 V supply, power dissipation is ~390 mW, resulting in ~12°C junction-to-ambient rise above board temperature - well within the 150°C max junction rating. Thermal derating is unnecessary below +85°C ambient if the paddle is properly soldered, as confirmed in AD8370AREZ datasheet Table 2 and Package Considerations (Page 17).
AD8370AREZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 5750V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 750 MHz
- Current - Input Bias:
- 400 pA
- Voltage - Input Offset:
- -
- Current - Supply:
- 79mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP-EP
AD8370AREZ FAQ
1.How can I place an order for AD8370AREZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8370AREZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8370AREZ reliable?
The price and inventory of AD8370AREZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8370AREZ is usually 5 days.
3.What payment methods are accepted for AD8370AREZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8370AREZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8370AREZ?
AD8370AREZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8370AREZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8370AREZ?
For technical support, including AD8370AREZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8370AREZ requirements.
6.How does Aetrix verify that AD8370AREZ is sourced from the original manufacturer or authorized distributors?
All AD8370AREZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8370AREZ meets industry standards.
7.What is the process for return or replacement of AD8370AREZ?
All AD8370AREZ units undergo pre-shipment inspection (PSI). If there is an issue with AD8370AREZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8370AREZ part is unused and in its original packaging.
Return procedure for AD8370AREZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8370AREZ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

