Analog Devices Inc. AD8390ACPZ-REEL7
- Part No.:
- AD8390ACPZ-REEL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-VQFN Exposed Pad, CSP
- Datasheet:
-
AD8390ACPZ-REEL7.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8390ACPZ-REEL7 from Analog Devices is a high-output-current, low-power, fully differential voltage-feedback amplifier optimized for ADSL/ADSL2+ central office line driver applications. It delivers 44.2 Vp-p differential output swing, 400 mA peak output current, and –91 dBc third-harmonic distortion at 1 MHz into 100 Ω, enabling robust signal drive across hybrid and transformer-coupled xDSL interfaces.
For engineers reviewing the AD8390ACPZ-REEL7 datasheet, AD8390ACPZ-REEL7 pinout, AD8390ACPZ-REEL7 application, or AD8390ACPZ-REEL7 equivalent, this page provides verified specifications, thermal-aware LFCSP-16 package details, power-mode control logic (PWDN0/PWDN1), VOCM configuration guidance, and real-world ADSL2+ line driver implementation constraints - all grounded in Rev. C datasheet measurements and functional block diagram validation.
Technical Context
The AD8390ACPZ-REEL7 implements a three-amplifier functional architecture: two matched gain stages (A/B) in inverting configuration plus a dedicated common-mode feedback amplifier (C) that forces VOUT,CM = VOCTM. Its closed-loop differential gain is set by external RF/RG resistors (e.g., G = 10 with RF = 10 kΩ, RG = 1 kΩ), while input impedance equals 2 × RG.
Power management is implemented via dual digital PWDN pins selecting four bias states (full-on to shutdown) and an analog IADJ pin enabling fine quiescent current trimming - e.g., total supply current scales from 0.57 mA (PWDN=00, IADJ=VEE) to 11.0 mA (PWDN=11, IADJ=NC) under ±12 V operation. Output common-mode voltage is externally programmable via VOCM pin with 0.996–1.004 V/V accuracy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Differential Output Swing | 44.2 Vp-p into 100 Ω @ ±12 V - enables >24 dBm line power delivery after hybrid/transformer losses |
| Peak Output Current | 400 mA linear drive - supports low-impedance back-termination and high-crest-factor xDSL waveforms |
| THD Performance | –91 dBc 3rd harmonic @ 1 MHz - meets ADSL2+ MTPR requirements for 26 kHz–2.2 MHz bands |
| Slew Rate | 300 V/µs - sustains full-swing fidelity at >25 MHz large-signal bandwidth for multitone signals |
| Supply Range | ±5 V to ±12 V dual or +10 V to +24 V single - accommodates legacy CO power rails and modern energy-efficient designs |
| Quiescent Current | 0.57–11.0 mA across four PWDN modes - allows dynamic power scaling without performance collapse |
| Input Noise | 8 nV/√Hz RTI voltage noise - preserves SNR in high-gain upstream receive paths |
Pinout & Package
The AD8390ACPZ-REEL7 is packaged in a thermally enhanced 4 mm × 4 mm, 16-lead LFCSP (Lead Frame Chip Scale Package) with exposed paddle for PCB heat sinking. Thermal resistance θJA = 30.4°C/W with nine thermal vias and paddle soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN | Differential Input Noninverting | High-impedance (400 kΩ) node accepting balanced input; requires symmetric layout to preserve CMRR |
| –IN | Differential Input Inverting | Matched to +IN; differential input impedance = 2 × RG in standard configuration |
| +OUT / –OUT | Differential Output Terminals | Capable of ±22.1 V swing into 100 Ω; output balance error ≤ –60 dB ensures clean common-mode rejection |
| VOCM | Output Common-Mode Voltage Control | High-Z input (28 kΩ) setting DC output center point; bypassed with 0.1 µF capacitor when floating |
| IADJ | Quiescent Current Trim | Analog bias adjustment node; connects to VEE or resistor-to-ground to scale PWDN-selected current by ~50% |
| PWDN0 / PWDN1 | Digital Power Mode Select | CMOS-compatible inputs (VIL ≤ 1.0 V, VIH ≥ 1.6 V) selecting four bias states including full shutdown (0,0) |
| VCC / VEE | Positive/Negative Supply Rails | Support ±5 V to ±12 V; absolute max ±13.2 V; requires local 0.1 µF + 10 µF decoupling per rail |
| DGND | Digital Ground Reference | Logic ground for PWDN pins only; separate from analog ground plane to avoid digital noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Four-Mode Digital Power Control | PWDN0/PWDN1 select full-on, mid-bias, low-bias, or shutdown - enabling dynamic efficiency tuning per line activity |
| External VOCM Programming | VOCM pin sets output common-mode voltage with 0.996–1.004 gain accuracy - eliminates need for external level-shifting circuitry |
| Thermally Optimized LFCSP | 4 mm × 4 mm package with exposed paddle and 30.4°C/W θJA - sustains 400 mA drive without derating in dense CO card layouts |
| Adjustable Quiescent Current | IADJ pin trims bias current across all PWDN modes - allows precise trade-off between MTPR, power, and thermal rise |
| High-Fidelity Differential Drive | –82 dBc 2nd harmonic / –91 dBc 3rd harmonic @ 1 MHz - meets stringent ADSL2+ spectral mask requirements |
Applications
| ADSL2+ Central Office Line Driver | xDSL Hybrid Interface Amplifier |
|---|---|
Use Scenario: Driving twisted-pair copper lines from DSLAM cards in telecom central offices with 20.4 dBm line power requirement and 5.4 crest factor signals. IC Role / Device Role / Timing Role: Final-stage differential line driver delivering high-voltage, high-current signals into hybrid transformers and back-termination networks. Use Value: 44.2 Vp-p swing and 400 mA drive enable compliant 24.4 dBm output power while maintaining –70 dBc MTPR at 1.1 MHz empty bin. |
Use Scenario: Replacing discrete op-amp hybrids in legacy xDSL CPE equipment requiring improved THD and thermal margin. IC Role / Device Role / Timing Role: Integrated differential driver replacing dual-op-amp + external feedback network, reducing component count and layout sensitivity. Use Value: On-chip common-mode feedback eliminates VOCM drift-induced imbalance, improving echo cancellation headroom by >3 dB vs. discrete solutions. |
| High-Crest-Factor Signal Generator | Low-Power Broadband Test Equipment |
Use Scenario: Generating multitone test waveforms (26 kHz–2.2 MHz) for cable modem qualification with >5.4 crest factor and <–65 dBc MTPR. IC Role / Device Role / Timing Role: Wideband differential output stage in automated test systems requiring fast slew rate and low harmonic distortion. Use Value: 300 V/µs slew rate and –91 dBc 3rd harmonic ensure faithful reproduction of high-peak-to-average waveforms without clipping or spectral regrowth. |
Use Scenario: Portable broadband signal analyzers needing low-quiescent-current analog front-end drivers for battery-powered operation. IC Role / Device Role / Timing Role: Programmable-gain differential driver supporting multiple frequency bands with selectable PWDN modes. Use Value: 0.57 mA shutdown current and 3.8 mA low-bias mode extend runtime while preserving fast wake-up (<10 µs) for burst-mode testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8391ACPZ-REEL7 | Lower output current (200 mA), reduced supply range (±5 V only), no IADJ pin - fixed 4.5 mA quiescent current | Targeted at CPE-side line drivers with lower power budgets and simpler bias control | Select when ADSL2+ CO-level output power (>24 dBm) and fine current trim are not required |
| THS6212IRHFT | Higher slew rate (1100 V/µs), wider bandwidth (210 MHz), but higher quiescent current (22 mA) and no digital power-down | Used in wideband instrumentation and video line drivers where speed outweighs power efficiency | Choose for >100 MHz small-signal bandwidth needs, accepting higher thermal load and no PWDN flexibility |
Compared with AD8391ACPZ-REEL7, the AD8390ACPZ-REEL7 delivers double the output current and programmable bias for CO-grade line power; versus THS6212IRHFT, it trades raw speed for 50% lower quiescent current and integrated power management essential for multi-port DSLAMs.
Availability
AD8390ACPZ-REEL7 is available at Aetrix Electronics and suitable for ADSL2+ central office line cards, xDSL hybrid interface modules, and high-crest-factor test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD8390ACPZ-REEL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets since 1965.
The AD8390ACPZ-REEL7 belongs to Analog Devices' xDSL line driver product line, engineered specifically for energy-efficient, thermally robust central office deployment in ADSL/ADSL2+ infrastructure with emphasis on MTPR compliance and dynamic power scaling.
FAQ
What power supply configurations does the AD8390ACPZ-REEL7 support?
The AD8390ACPZ-REEL7 operates from dual supplies of ±5 V to ±12 V or single supplies of +10 V to +24 V. Absolute maximum ratings allow ±13.2 V. Each supply rail requires local decoupling: 0.1 µF ceramic + 10 µF bulk capacitor placed within 5 mm of VCC/VEE pins. The DGND pin serves as logic reference for PWDN inputs and must be tied to system digital ground.
How does the VOCM pin function in the AD8390ACPZ-REEL7?
The VOCM pin in the AD8390ACPZ-REEL7 sets the output common-mode voltage with 0.996–1.004 V/V accuracy. When left floating and bypassed with 0.1 µF, it defaults to midsupply. It can be driven externally to force a specific DC level (e.g., 0 V for dual ±12 V supplies), but is not intended for AC signal injection. Input resistance is 28 kΩ, and voltage range is –11.0 V to +10.0 V under ±12 V operation.
What are the four power-down modes of the AD8390ACPZ-REEL7 and how are they selected?
The AD8390ACPZ-REEL7 uses PWDN1 and PWDN0 pins to select four bias states: (1,1) = full power, (1,0) = mid-bias, (0,1) = low-bias, and (0,0) = shutdown. Logic thresholds are VIL ≤ 1.0 V and VIH ≥ 1.6 V referenced to DGND. Total quiescent current ranges from 0.57 mA (shutdown) to 11.0 mA (full power, IADJ open), scalable further via IADJ connection to VEE or resistor divider.
Can the AD8390ACPZ-REEL7 drive a 10 Ω load continuously?
Yes - the AD8390ACPZ-REEL7 delivers 400 mA linear output current into 10 Ω loads at 100 kHz, as specified in Table 1. However, continuous 400 mA into 10 Ω demands careful thermal design: junction temperature must stay below 150°C. With θJA = 30.4°C/W and 4.8 W dissipation (VCC–VEE = 24 V × 0.2 A), board copper area and thermal vias must be optimized per Figure 26 in the AD8390ACPZ-REEL7 datasheet.
What is the significance of Multitone Power Ratio (MTPR) for the AD8390ACPZ-REEL7?
MTPR quantifies spectral purity in xDSL systems: AD8390ACPZ-REEL7 achieves –70 dBc at 26 kHz–1.1 MHz and –65 dBc at 26 kHz–2.2 MHz under 19.8 dBm line power and 5.4 crest factor. This directly impacts DSLAM port density and bit-error-rate - higher (less negative) MTPR values indicate greater harmonic/intermodulation distortion that violates ITU-T G.992.3/G.992.5 masks.
AD8390ACPZ-REEL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 300V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 60 MHz
- Current - Input Bias:
- 4 µA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 10mA
- Current - Output / Channel:
- 400 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 24 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (4x4)
AD8390ACPZ-REEL7 FAQ
1.How can I place an order for AD8390ACPZ-REEL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8390ACPZ-REEL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8390ACPZ-REEL7 reliable?
The price and inventory of AD8390ACPZ-REEL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8390ACPZ-REEL7 is usually 5 days.
3.What payment methods are accepted for AD8390ACPZ-REEL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8390ACPZ-REEL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8390ACPZ-REEL7?
AD8390ACPZ-REEL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8390ACPZ-REEL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8390ACPZ-REEL7?
For technical support, including AD8390ACPZ-REEL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8390ACPZ-REEL7 requirements.
6.How does Aetrix verify that AD8390ACPZ-REEL7 is sourced from the original manufacturer or authorized distributors?
All AD8390ACPZ-REEL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8390ACPZ-REEL7 meets industry standards.
7.What is the process for return or replacement of AD8390ACPZ-REEL7?
All AD8390ACPZ-REEL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD8390ACPZ-REEL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8390ACPZ-REEL7 part is unused and in its original packaging.
Return procedure for AD8390ACPZ-REEL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8390ACPZ-REEL7 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

