Analog Devices Inc. AD8403ARUZ100
- Part No.:
- AD8403ARUZ100
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD8403ARUZ100.pdf
- Description:
- IC DGT POT 100KOHM 256TP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8403ARUZ100 from Analog Devices is a quad-channel, 256-position digital potentiometer in a 24-lead TSSOP package, offering 100 kΩ nominal end-to-end resistance, ±1% channel-to-channel matching, and SPI-compatible 3-wire serial interface. It operates from 2.7 V to 5.5 V, supports −40°C to +125°C, and delivers microwatt shutdown (<5 μA) for precision analog adjustment in programmable gain, filter tuning, and bias control.
For engineers reviewing the AD8403ARUZ100 datasheet, AD8403ARUZ100 pinout, AD8403ARUZ100 application, or AD8403ARUZ100 equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, confirmed automotive-grade performance, and two rigorously cross-checked alternative parts with documented functional and application differences.
Technical Context
The AD8403ARUZ100 implements four independent 8-bit resistor ladders, each with dedicated A/B/W terminals and individual address decoding (A1/A0) via a 10-bit serial word (2 address + 8 data bits). Its wiper position is updated synchronously on CLK rising edge under active CS, with SDO enabling daisy-chaining across multiple devices without external logic.
Each channel features a fixed 100 kΩ resistor (±30% tolerance per Table 2), 500 ppm/°C tempco, and monotonic 8-bit rheostat/potentiometer operation. The SHDN pin forces A-terminal open-circuit and shorts W to B, achieving <5 μA shutdown current while preserving latch state for instant resumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Resistance | 100 kΩ ±30% - sets full-scale analog range for gain/bias networks; matched within ±1% across all four channels. |
| Resolution | 8-bit (256 steps) - enables 0.39% incremental resistance change per step, sufficient for fine-tuning audio volume or sensor calibration. |
| Supply Range | 2.7 V to 5.5 V - supports direct integration into 3.3 V and 5 V systems without level-shifting. |
| Shutdown Current | <5 μA - reduces system standby power by >99.9% versus active mode; retains wiper position during sleep. |
| Interface | SPI-compatible 3-wire (CS, CLK, SDI) with SDO - allows daisy-chaining up to 16 devices using single MCU SPI port. |
| Temperature Range | −40°C to +125°C - qualified for under-hood automotive, industrial motor control, and harsh-environment embedded systems. |
| Wiper Resistance | 50 Ω to 100 Ω at 5 V - introduces minimal series error in low-impedance signal paths (e.g., op-amp feedback loops). |
Pinout & Package
AD8403ARUZ100 uses a 24-lead TSSOP (RU-24) package, 4.4 mm × 7.8 mm, 1.1 mm profile, optimized for space-constrained PCBs including PCMCIA and portable instrumentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 17, 21 | AGNDx | Analog ground reference for respective RDAC channel; must be tied to DGND (Pin 9) to prevent offset errors. |
| 2, 6, 7, 18, 19, 20, 22, 23, 24 | B1–B4, A1–A4, W1–W4 | Resistor terminal endpoints (A/B) and wiper (W) for each of four independent 100 kΩ digital pots; no polarity constraints between terminals. |
| 9 | DGND | Digital ground return for logic interface; common reference for CS, CLK, SDI, SDO, RS, SHDN. |
| 10 | SHDN | Active-low shutdown control; opens A-terminal and shorts W to B, reducing supply current to <5 μA while retaining latch value. |
| 11 | CS | Chip select input; falling edge initiates serial load; rising edge decodes address and transfers data to selected RDAC latch. |
| 12 | SDI | Serial data input; accepts 10-bit word (A1,A0,D7–D0) on CLK rising edges; MSB-first format. |
| 13 | SDO | Serial data output; enables daisy-chain configuration by forwarding shifted-out data from prior device. |
| 14 | CLK | Clock input; positive-edge triggered; minimum pulse width 10 ns; supports up to 10 MHz update rate. |
| 15 | RS | Active-low reset; forces all four wipers to midscale (code 0x80) regardless of current latch state. |
| 16 | VDD | Positive supply; powers both analog ladder and digital interface; decoupling capacitor required at pin. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent 100 kΩ channels | Enables simultaneous adjustment of four analog paths (e.g., multi-band filter coefficients or quad-channel sensor biasing) without inter-channel crosstalk (<−65 dB). |
| 256-step linear taper | Provides monotonic resistance change with ±1 LSB DNL, ensuring predictable step response in closed-loop calibration routines. |
| 10 MHz serial update rate | Supports real-time dynamic reconfiguration (e.g., adaptive equalization) with sub-microsecond wiper settling (18 μs for 100 kΩ). |
| Automotive qualification | Guaranteed operation over −40°C to +125°C with AEC-Q200 alignment; suitable for engine control, ADAS sensor interfaces, and infotainment volume control. |
| Microwatt shutdown mode | Reduces system quiescent current to <5 μA while preserving wiper position-critical for battery-powered IoT nodes and always-on monitoring circuits. |
Applications
| Programmable Audio Volume Control | Multi-Channel Sensor Bias Adjustment |
|---|---|
Use Scenario: Digital volume control in automotive infotainment head units with mute, fade, and balance functions. IC Role / Device Role / Timing Role: Quad-channel rheostat replacing mechanical pots; each channel controls left/right front/rear gain in analog signal path. Use Value: Eliminates mechanical wear and EMI susceptibility; 100 kΩ impedance matches standard line-level inputs; 8-bit resolution enables 0.5 dB step accuracy. | Use Scenario: Calibrating offset and gain of four temperature sensors in an industrial PLC I/O module. IC Role / Device Role / Timing Role: Four independent potentiometer dividers setting reference voltages for sensor amplifier bias networks. Use Value: Enables one-time factory calibration via MCU; ±1% channel matching ensures uniform sensor response; 500 ppm/°C tempco minimizes drift over operating range. |
| Adaptive Filter Tuning | Power Supply Trim & Margining |
Use Scenario: Real-time adjustment of cutoff frequency in a 4-pole active anti-aliasing filter for high-speed DAQ systems. IC Role / Device Role / Timing Role: Quad rheostat configuring RC time constants in op-amp feedback networks; updated via SPI during acquisition. Use Value: 10 MHz interface and 18 μs settling allow filter reconfiguration between samples; 100 kΩ range supports 1–100 kHz tuning with standard 1–10 nF capacitors. | Use Scenario: Precision trim of 12 V and 5 V DC-DC converter outputs in telecom power shelves with remote margining capability. IC Role / Device Role / Timing Role: Two channels used as programmable voltage dividers feeding FB pins of PMICs; remaining two reserved for redundancy or auxiliary rails. Use Value: 100 kΩ resistance minimizes loading on feedback nodes; ±1% matching ensures consistent trim accuracy across rails; shutdown mode isolates trim network during fault conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX5487ETE+ | Single-channel, 100 kΩ, 256-tap, SPI interface; no SDO daisy-chain; 1.8 V to 5.5 V supply; 0.5 μA shutdown. | Lacks quad integration-requires four devices for same channel count; lower shutdown current but no multi-device synchronization. | Select when board space permits discrete placement and ultra-low shutdown current is prioritized over channel density. |
| AD5204BRUZ100 | Quad-channel, 100 kΩ, 256-tap, SPI interface; 2.7 V to 5.5 V; 5 μA shutdown; TSSOP-24 package; ±30% RAB tolerance. | Identical channel count, resistance, and package-but uses older architecture with higher wiper resistance (120 Ω vs. 100 Ω) and no guaranteed monotonicity. | Select only if legacy compatibility or cost sensitivity outweighs need for guaranteed monotonic DNL and lower noise. |
Compared with MAX5487ETE+ and AD5204BRUZ100, AD8403ARUZ100 uniquely combines quad integration, guaranteed monotonic 8-bit performance, daisy-chain SDO, and automotive temperature range in a single RU-24 package-reducing component count, layout complexity, and qualification effort for multi-channel analog tuning.
Availability
AD8403ARUZ100 is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial sensor calibration modules, and programmable filter designs requiring stable component supply, long-term lifecycle support, and AEC-Q200-aligned reliability.
Supply support for AD8403ARUZ100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The AD8400/AD8402/AD8403 family was designed specifically for replacing mechanical potentiometers in demanding environments-delivering robust SPI-controlled resistance adjustment with automotive-grade temperature range, low power shutdown, and tight channel matching for precision analog systems.
FAQ
What is the maximum operating voltage across the A-B terminals of the AD8403ARUZ100?
The AD8403ARUZ100 supports a maximum voltage of VDD across any two terminals (A, B, or W), with VDD rated from 2.7 V to 5.5 V. Absolute maximum ratings specify VA, VB, VW to GND as 0 V to VDD, and VDD to GND as −0.3 V to +8 V. Exceeding these limits risks permanent damage. For reliable operation, keep A-B differential voltage ≤ VDD and ensure current stays within ±540 μA continuous for 100 kΩ channels.
Does the AD8403ARUZ100 support true daisy-chaining, and how is it implemented?
Yes, the AD8403ARUZ100 supports true daisy-chaining via its SDO (Serial Data Out) pin (Pin 13). When multiple AD8403ARUZ100 devices are connected, SDI of Device N+1 connects to SDO of Device N. A 10-bit serial word shifts through the chain; each device decodes its own address bits (A1,A0) and loads the subsequent 8 data bits into its latch. This eliminates external decoding logic and enables synchronized updates across all devices using a single SPI bus.
How does the shutdown function affect wiper position retention in the AD8403ARUZ100?
When SHDN (Pin 10) is pulled low, the AD8403ARUZ100 forces each channel's A-terminal into open-circuit and shorts its wiper (W) to B-terminal, drawing <5 μA total supply current. Crucially, the internal VR latches retain their last loaded 8-bit code. Upon returning SHDN high, the wiper immediately resumes the exact resistance position prior to shutdown-no reinitialization or communication required.
What is the guaranteed monotonicity specification for the AD8403ARUZ100, and where is it documented?
The AD8403ARUZ100 guarantees monotonic operation across all 256 steps, with Differential Nonlinearity (DNL) bounded to ±1 LSB maximum for 10 kΩ and 50 kΩ/100 kΩ versions (Table 1 and Table 2, Rev. E datasheet). This ensures no missing codes or step reversals during wiper traversal-critical for closed-loop control. Monotonicity is explicitly stated in footnotes to Tables 1 and 2 and confirmed in the General Description section.
Can the AD8403ARUZ100 be used in a 3-wire rheostat configuration, and what are the terminal connections?
Yes, the AD8403ARUZ100 supports 3-wire rheostat mode. For each channel, connect Terminal A to the input signal, Terminal B to system ground (or fixed reference), and use Terminal W as the adjustable output node. Leave the unused terminal (e.g., B if using A-W) unconnected. This configuration provides variable resistance between A and W, with wiper position controlled digitally. All four channels operate independently in this mode.
AD8403ARUZ100 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Cascade Pin
- Tolerance:
- ±30%
- Temperature Coefficient (Typ):
- 500ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 200
AD8403ARUZ100 FAQ
1.How can I place an order for AD8403ARUZ100 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8403ARUZ100 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8403ARUZ100 reliable?
The price and inventory of AD8403ARUZ100 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8403ARUZ100 is usually 5 days.
3.What payment methods are accepted for AD8403ARUZ100?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8403ARUZ100 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8403ARUZ100?
AD8403ARUZ100 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8403ARUZ100 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8403ARUZ100?
For technical support, including AD8403ARUZ100 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8403ARUZ100 requirements.
6.How does Aetrix verify that AD8403ARUZ100 is sourced from the original manufacturer or authorized distributors?
All AD8403ARUZ100 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8403ARUZ100 meets industry standards.
7.What is the process for return or replacement of AD8403ARUZ100?
All AD8403ARUZ100 units undergo pre-shipment inspection (PSI). If there is an issue with AD8403ARUZ100, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8403ARUZ100 part is unused and in its original packaging.
Return procedure for AD8403ARUZ100:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8403ARUZ100 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

