Analog Devices Inc. AD842KQ
- Part No.:
- AD842KQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-CDIP (0.300", 7.62mm)
- Datasheet:
-
AD842KQ.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 14CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,409
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD842KQ from Analog Devices is a wideband, high-output-current operational amplifier optimized for precision high-speed signal conditioning. It delivers 80 MHz gain bandwidth, 375 V/µs slew rate, and 100 ns settling to 0.01% for 10 V step - enabling use in 12-bit data acquisition systems, video line drivers, and DAC/ADC buffer stages.
For engineers reviewing the AD842KQ datasheet, AD842KQ pinout, AD842KQ application, or AD842KQ equivalent, key selection criteria include guaranteed 100 mA output drive into 499 Ω, ±15 V operation with 14 mA max quiescent current, laser-trimmed 1.5 mV max input offset voltage, and CERDIP (Q-14) package suitability for industrial temperature range (0°C to 70°C).
Technical Context
The AD842KQ employs Analog Devices' junction-isolated complementary bipolar (CB) process, enabling simultaneous dc precision and wideband ac performance unattainable in earlier monolithic op amps. Its fully differential input stage ensures stable operation at gains ≥2, while internal compensation eliminates external phase compensation in standard configurations.
Designed for demanding transient fidelity, the AD842KQ achieves sub-100 ns linear settling via minimized transistor isolation capacitance discharge and thermally stable layout. Its 300–375 V/µs slew rate and 6 MHz full-power bandwidth support ±10 V p-p signals at video frequencies without distortion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain bandwidth product | 80 MHz at gain = 2 - enables stable closed-loop operation up to 40 MHz with unity-gain stability margin. |
| Slew rate | 375 V/µs - supports 20 V p-p output at 6 MHz full-power bandwidth without slewing-induced distortion. |
| Settling time | 100 ns to 0.01% for 10 V step - meets timing budget for 12-bit ADC/DAC buffering with <1 LSB error. |
| Output current | 100 mA minimum into 499 Ω - drives 50 Ω cables (±5 V) or low-Z active filters without external boost. |
| Input offset voltage | 1.5 mV maximum - laser-wafer trimmed, eliminating need for external nulling in most precision applications. |
| Input voltage noise | 9 nV/√Hz at 1 kHz - equivalent to 5 kΩ thermal noise, preserving SNR in high-gain sensor interfaces. |
| Quiescent supply current | 14 mA maximum at ±15 V - balances speed and power for board-level analog signal chains. |
Pinout & Package
CERDIP (Q-14) ceramic dual-in-line package with 0.300-inch body width, 0.100-inch lead pitch, and hermetic sealing suitable for industrial environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | BALANCE | Offset null adjustment terminal - connects to potentiometer wiper for fine-tuning input offset voltage. |
| 2 | –INPUT | Inverting input - high-impedance differential node with 100 kΩ input resistance and 2 pF capacitance. |
| 3 | +INPUT | Noninverting input - matched to Pin 2 for common-mode rejection >86 dB up to 10 kHz. |
| 4 | V– | Negative supply rail - accepts −5 V to −18 V; must be bypassed with 2.2 µF + 0.1 µF near pin. |
| 5 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 6 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 7 | BALANCE | Second offset null terminal - completes nulling circuit with Pin 1 and external 10 kΩ potentiometer. |
| 8 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 9 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 10 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 11 | OUTPUT | Amplified output - capable of ±10 V swing into ≥499 Ω, delivering 100 mA peak current. |
| 12 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 13 | NIC | Not internally connected - no electrical function; left unconnected on PCB. |
| 14 | V+ | Positive supply rail - accepts +5 V to +18 V; requires local 2.2 µF + 0.1 µF bypassing. |
Key Features
| Feature | Design Value |
|---|---|
| High slew rate + fast settling | 375 V/µs slew rate and 100 ns to 0.01% settling enable accurate reconstruction of fast digital-to-analog transitions. |
| Laser-trimmed input offset | 1.5 mV max offset voltage eliminates manual nulling in 95% of industrial line driver and video amplifier designs. |
| Differential input architecture | Full differential inputs provide >86 dB CMRR at ±10 V common-mode, critical for rejecting ground bounce in mixed-signal systems. |
| Robust capacitive load drive | Stable with ≤20 pF capacitive loads; tolerates up to 100 pF without oscillation - simplifies PCB routing for cable drivers. |
| Wide supply range | Operates from ±5 V to ±18 V - supports both low-voltage portable instrumentation and high-dynamic-range test equipment. |
Applications
| Video Line Driver | DAC Output Buffer |
|---|---|
|
Use Scenario: Driving 75 Ω coaxial video lines in broadcast equipment with minimal group delay and differential gain/phase error. IC Role / Device Role / Timing Role: Final-stage line driver amplifying composite video (CVBS) or RGB signals with 0.015% differential gain and 0.035° differential phase. Use Value: Maintains broadcast-grade signal integrity up to 4.4 MHz without external equalization or peaking networks. |
Use Scenario: Buffering 12-bit DAC outputs in automated test equipment requiring monotonicity and sub-LSB settling. IC Role / Device Role / Timing Role: Precision voltage follower isolating DAC output impedance from variable load capacitance during waveform generation. Use Value: Achieves 100 ns settling to 0.01% for 10 V steps - ensuring <1 LSB error at 10 MSPS update rates. |
| ADC Input Driver | Pulse Amplifier |
|
Use Scenario: Driving SAR or pipeline ADC inputs in high-speed digitizers where aperture jitter and nonlinear settling degrade ENOB. IC Role / Device Role / Timing Role: High-fidelity input buffer providing low-noise, low-distortion signal conditioning ahead of sampling switch. Use Value: 9 nV/√Hz input noise and 28 µV rms wideband noise preserve dynamic range; 0.01% settling ensures accurate sample capture. |
Use Scenario: Amplifying fast-rising nuclear detector pulses or LIDAR return signals with preserved pulse shape and amplitude fidelity. IC Role / Device Role / Timing Role: Wideband pulse amplifier operating in noninverting configuration with gain ≥2 and minimal overshoot (<20%). Use Value: 10 ns rise time and 20% overshoot at AVCL = −2 ensure faithful reproduction of sub-100 ns pulses without ringing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD842JQ | Same CERDIP (Q-14) package and pinout; wider input offset voltage spec (2.5 mV max vs. 1.5 mV max for AD842KQ). | Lower precision grade - suitable for cost-sensitive video line drivers where 0.01% settling is not required. | Select AD842JQ only if offset voltage tolerance >1.5 mV is acceptable and MIL-STD-883B compliance is unnecessary. |
| AD842JRZ-16 | SOIC_W (RW-16) package; same electrical specs but higher thermal resistance (θJA = 100°C/W vs. 110°C/W for Q-14). | Surface-mount alternative for space-constrained PCBs; requires re-layout due to different footprint and pin count. | Choose AD842JRZ-16 when automated assembly and board density outweigh hermetic packaging requirements. |
Compared with AD842JQ and AD842JRZ-16, the AD842KQ provides tighter input offset voltage (1.5 mV max), identical CERDIP reliability, and guaranteed 100 mA output drive - making it optimal for industrial-grade precision line drivers where long-term drift and thermal stability are critical.
Availability
AD842KQ is available at Aetrix Electronics and suitable for video line drivers, DAC/ADC buffers, and pulse amplifiers requiring stable component supply across extended industrial temperature ranges (0°C to 70°C) and long-lifecycle programs.
Supply support for AD842KQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD842KQ belongs to Analog Devices' precision high-speed op amp product line, engineered specifically for applications demanding simultaneous wide bandwidth, low distortion, and dc accuracy - such as test & measurement, medical imaging, and military communications.
FAQ
What is the operating temperature range for the AD842KQ?
The AD842KQ is rated for operation from 0°C to 70°C, as specified in the Analog Devices ordering guide. This range applies specifically to the CERDIP (Q-14) package variant and is validated per MIL-STD-883B test conditions. The AD842KQ does not support extended or military temperature grades - those are reserved for the AD842SQ variant (−55°C to +125°C). Always verify ambient and junction temperature limits using θJA = 110°C/W under actual load conditions.
Does the AD842KQ require external offset nulling?
The AD842KQ features laser-wafer trimming that guarantees input offset voltage ≤1.5 mV at 25°C, eliminating external nulling in most applications. Pins 1 and 7 are provided for optional fine adjustment using a 10 kΩ potentiometer, but this is only necessary in systems requiring <0.5 mV offset or operating across full temperature range where drift (14 µV/°C) accumulates. For industrial video or data acquisition use cases, the AD842KQ typically operates without nulling circuitry.
Can the AD842KQ drive a 50 Ω coaxial cable directly?
Yes - the AD842KQ delivers ≥100 mA output current, enabling ±5 V into a 50 Ω load (10 V p-p). For optimal signal integrity, use the terminated line driver configuration shown in Figure 32: place a back-termination resistor (RBT = 50 Ω) between AD842KQ output and cable, and match the far-end termination (RT = 50 Ω). This prevents reflections and maintains 375 V/µs slew rate performance. Avoid direct capacitive loading >20 pF without series isolation.
What is the maximum capacitive load the AD842KQ can drive stably?
The AD842KQ is characterized for stable operation with capacitive loads ≤20 pF. Loads between 20 pF and 100 pF degrade bandwidth and increase settling time but do not cause oscillation. Loads >100 pF risk instability due to added phase lag. To drive larger capacitive loads (e.g., long PCB traces or cables), insert a small series resistor (10–50 Ω) between AD842KQ output and load - this isolates the amplifier from the capacitance while preserving dc gain via feedback path.
How does the AD842KQ compare to the AD842JR-16 in terms of thermal performance?
The AD842KQ (CERDIP Q-14) has θJA = 110°C/W, while the AD842JR-16 (SOIC_W RW-16) has θJA = 100°C/W - indicating slightly better board-level heat dissipation for the SOIC version. However, the AD842KQ's hermetic ceramic package offers superior long-term reliability and moisture resistance in humid industrial environments. Junction temperature rise for AD842KQ at 14 mA quiescent current and 100 mA load is ~1.5°C/W × (110°C/W × 14 mA + 100 mA² × 5 Ω), requiring attention in sealed enclosures above 50°C ambient.
AD842KQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 14-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 375V/µs
- Gain Bandwidth Product:
- 80 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3.5 µA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 13mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 75°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-CERDIP
AD842KQ FAQ
1.How can I place an order for AD842KQ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD842KQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD842KQ reliable?
The price and inventory of AD842KQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD842KQ is usually 5 days.
3.What payment methods are accepted for AD842KQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD842KQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD842KQ?
AD842KQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD842KQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD842KQ?
For technical support, including AD842KQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD842KQ requirements.
6.How does Aetrix verify that AD842KQ is sourced from the original manufacturer or authorized distributors?
All AD842KQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD842KQ meets industry standards.
7.What is the process for return or replacement of AD842KQ?
All AD842KQ units undergo pre-shipment inspection (PSI). If there is an issue with AD842KQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD842KQ part is unused and in its original packaging.
Return procedure for AD842KQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD842KQ Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
