My Inquiry
My Account
Analog Devices Inc. AD843JNZ
- Part No.:
- AD843JNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AD843JNZ.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:239
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD843JNZ from Analog Devices is a high-speed, CBFET-input operational amplifier optimized for precision 12-bit data conversion buffering, fast sample-and-hold circuits, and wideband active filtering. It delivers 34 MHz unity-gain bandwidth, 135 ns settling time to 0.01%, 250 V/µs slew rate, and 0.6 nA typical input bias current - enabling stable operation at gain ≥1 without external compensation in commercial-temperature (0°C to +70°C) applications.
For engineers reviewing the AD843JNZ datasheet, AD843JNZ pinout, AD843JNZ application, or AD843JNZ equivalent, key selection criteria include its FET-input low bias current combined with bipolar-speed performance, guaranteed stability in unity-gain configurations, and compatibility with ±15 V supplies in plastic DIP packaging.
Technical Context
The AD843JNZ uses Analog Devices' junction-isolated complementary bipolar (CB) process, integrating CBFET input stage with high-speed bipolar output stage to achieve simultaneous dc precision and ac bandwidth. Its fully differential input architecture supports excellent common-mode rejection (72 dB at ±10 V) and enables robust signal conditioning in high-frequency inverting and noninverting topologies.
No external compensation is required across its full operating temperature range due to internal frequency compensation optimized for closed-loop gains of 1 or greater. The device maintains 3.9 MHz full-power bandwidth into 500 Ω loads while delivering 50 mA minimum output current - critical for driving capacitive loads up to 20 pF directly or >400 pF with feedback capacitor stabilization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Unity Gain Bandwidth | 34 MHz - supports stable amplification of signals up to 34 MHz at gain = 1 without peaking or oscillation. |
| Settling Time (0.01%) | 135 ns - ensures accurate capture of 10 V step transitions in high-speed data acquisition systems. |
| Slew Rate | 250 V/µs - enables faithful reproduction of fast-rising edges in pulse and video signal paths. |
| Input Bias Current | 0.6 nA typ - minimizes voltage error in high-impedance sensor interfaces and integrator circuits. |
| Open Loop Gain | 30 V/mV into 500 Ω - provides high loop gain for precise closed-loop gain accuracy and linearity. |
| Supply Voltage Range | ±4.5 V to ±18 V - allows flexible rail selection including standard ±15 V operation with 13 mA max quiescent current. |
| Input Voltage Noise | 19 nV/√Hz - supports low-noise amplification in signal chains preceding ADCs or precision filters. |
Pinout & Package
The AD843JNZ is supplied in an 8-pin plastic Mini-DIP (N-8) package with 0.300-inch width and through-hole mounting. Pin 1 is identified by a notch on the package top edge.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Offset Null | Connects to potentiometer wiper for manual input offset voltage trimming; optional for most applications. |
| 2 | Inverting Input (–) | Differential input node; accepts feedback network connection for stable closed-loop configurations. |
| 3 | Noninverting Input (+) | Differential input node; referenced to ground or common-mode voltage in buffer or follower designs. |
| 4 | V– (Negative Supply) | Connects to negative supply rail (e.g., –15 V); must be bypassed with 0.1 µF ceramic + 2.2 µF tantalum near pin. |
| 5 | Offset Null | Second terminal of offset null potentiometer; used with Pin 1 for balanced nulling. |
| 6 | Output | Amplified single-ended output capable of sourcing/sinking ≥50 mA into resistive or capacitively stabilized loads. |
| 7 | V+ (Positive Supply) | Connects to positive supply rail (e.g., +15 V); requires same bypassing as Pin 4 for high-frequency stability. |
| 8 | NC | No internal connection; left unconnected per datasheet; not used for thermal or shielding purposes. |
Key Features
| Feature | Design Value |
|---|---|
| CBFET input architecture | Combines 0.6 nA input bias current with 34 MHz bandwidth - eliminates trade-off between speed and input impedance. |
| Unity-gain stable design | Operates without external compensation at gain ≥1 - reduces component count and layout sensitivity in S/H and filter circuits. |
| Laser wafer-trimmed offset | Guarantees ≤1 mV input offset voltage (AD843J/K grade) - improves dc accuracy in precision instrumentation front-ends. |
| High output drive capability | Delivers ≥50 mA into 500 Ω loads - enables direct driving of coaxial cables, ADC inputs, or active filter stages without buffers. |
| Low input voltage noise | 19 nV/√Hz at 10 kHz - preserves SNR in wideband analog signal chains preceding 12-bit+ data converters. |
Applications
| High-Speed Sample-and-Hold Amplifiers | High-Bandwidth Active Filters |
|---|---|
Use Scenario: Acquiring and holding analog signals prior to digitization in 12-bit data acquisition systems with ≥1 MSPS throughput. IC Role / Device Role / Timing Role: Buffer amplifier and hold-stage driver with 135 ns settling time and low pedestal error contribution. Use Value: Enables aperture delay <50 ns and acquisition time ≤1 µs when paired with discrete JFET switches - meeting timing budgets for high-resolution sampling. | Use Scenario: Implementing 4th-order Butterworth or Chebyshev filters in medical imaging front-ends requiring flat passband response to 5 MHz. IC Role / Device Role / Timing Role: High-Q gain stage in multiple-feedback or state-variable topologies with minimal phase distortion. Use Value: Maintains 34 MHz bandwidth and 72 dB CMRR to preserve filter shape factor and stopband rejection under varying common-mode conditions. |
| High-Speed Integrators | High-Frequency Signal Conditioning |
Use Scenario: Precision analog computing circuits performing real-time integration of pulsed waveforms in test equipment or laser control systems. IC Role / Device Role / Timing Role: Low-bias-current integrator core with 0.6 nA input current minimizing drift-induced integration error. Use Value: Achieves sub-0.1% droop over 100 µs intervals when using 1 nF capacitors - supporting accurate pulse-area measurement. | Use Scenario: Video line drivers and RF IF amplifiers requiring wide dynamic range and minimal harmonic distortion at 4.4 MHz. IC Role / Device Role / Timing Role: DC-coupled gain block with 0.025% differential gain and 0.025° differential phase error. Use Value: Preserves color fidelity and timing integrity in broadcast-quality video signal paths without post-processing correction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed FET-input op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA600KP | Higher 400 V/µs slew rate but 10 MHz bandwidth; 2 pA input bias current; requires external compensation at G=1. | Better for ultrafast pulse shaping; less suitable for unity-gain stable filter stages or S/H buffers. | Select OPA600KP only when slew rate dominates over bandwidth and stability requirements. |
| AD847JRZ-16 | Lower 50 MHz bandwidth but 100 V/µs slew rate; 500 pA input bias current; SOIC-16 package; no offset null pins. | Optimized for lower-power, space-constrained designs where 135 ns settling is acceptable but DIP footprint is undesirable. | Choose AD847JRZ-16 when board area is constrained and ±15 V supply headroom permits reduced output swing. |
Compared with OPA600KP and AD847JRZ-16, the AD843JNZ uniquely balances 34 MHz bandwidth, 135 ns settling, and guaranteed unity-gain stability in a through-hole DIP package - making it the preferred choice for legacy test equipment upgrades and industrial S/H modules requiring field-replaceable components.
Availability
AD843JNZ is available at Aetrix Electronics and suitable for high-speed data acquisition, precision analog computing, and broadcast video signal conditioning requiring stable component supply across extended product lifecycles.
Supply support for AD843JNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD843 belongs to Analog Devices' wideband operational amplifier family designed specifically for applications demanding both FET-input dc precision and bipolar-speed ac performance in single-supply or dual-supply configurations.
FAQ
What is the maximum capacitive load the AD843JNZ can drive without external compensation?
The AD843JNZ can drive up to 20 pF directly without degradation of its rated 135 ns settling time or 34 MHz bandwidth. For loads exceeding 20 pF - such as cable capacitance or ADC input capacitance - a feedback capacitor (e.g., 5 pF to 47 pF) must be added between output and inverting input to maintain stability and reduce overshoot. The AD843JNZ datasheet provides specific circuit configurations (Figures 20–23) validated for 110 pF and 400 pF loads using this technique.
Does the AD843JNZ require external compensation for unity-gain operation?
No, the AD843JNZ is internally compensated and remains stable at closed-loop gains of 1 or greater across its full commercial temperature range (0°C to +70°C). This eliminates the need for external compensation networks in inverting amplifier, voltage follower, or active filter configurations - simplifying layout and improving repeatability. Stability is verified per Figure 10 (open-loop gain/phase margin vs. frequency) in the AD843JNZ datasheet.
What is the input offset voltage specification for the AD843JNZ?
The AD843JNZ has a maximum input offset voltage of 1.0 mV at +25°C and 1.7 mV over its full operating temperature range (0°C to +70°C), as specified in the AD843J grade column of the datasheet. This value results from laser wafer trimming and is guaranteed for all production units. The typical offset is 0.5 mV at +25°C, supporting high-accuracy dc-coupled applications like precision integrators and sensor signal conditioning.
Can the AD843JNZ operate from ±5 V supplies?
Yes, the AD843JNZ supports supply voltages from ±4.5 V to ±18 V, making ±5 V operation fully valid. At ±5 V, quiescent current remains within 12–13 mA, and output swing is reduced to approximately ±3.5 V (per Figure 2). Full-power bandwidth drops to ~1.2 MHz due to slew rate limitation (250 V/µs), but small-signal bandwidth remains near 34 MHz. Designers should verify load drive capability and output headroom for their specific ±5 V application.
Is the AD843JNZ pin-compatible with other AD843 variants like AD843KN or AD843AQ?
Yes, all AD843 variants - including AD843JNZ (plastic DIP), AD843KN (plastic DIP), and AD843AQ (cerdip) - share identical 8-pin DIP pinouts and electrical functionality. Differences are limited to temperature rating (commercial vs. industrial), package material (plastic vs. hermetic cerdip), and reliability screening (e.g., MIL-STD-883B for AD843SQ). No PCB layout changes are needed when substituting AD843JNZ for AD843KN in commercial-temperature applications.
AD843JNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 250V/µs
- Gain Bandwidth Product:
- 34 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 50 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 12mA
- Current - Output / Channel:
- 50 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AD843JNZ FAQ
1.How can I place an order for AD843JNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD843JNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD843JNZ reliable?
The price and inventory of AD843JNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD843JNZ is usually 5 days.
3.What payment methods are accepted for AD843JNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD843JNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD843JNZ?
AD843JNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD843JNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD843JNZ?
For technical support, including AD843JNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD843JNZ requirements.
6.How does Aetrix verify that AD843JNZ is sourced from the original manufacturer or authorized distributors?
All AD843JNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD843JNZ meets industry standards.
7.What is the process for return or replacement of AD843JNZ?
All AD843JNZ units undergo pre-shipment inspection (PSI). If there is an issue with AD843JNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD843JNZ part is unused and in its original packaging.
Return procedure for AD843JNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD843JNZ Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
