My Inquiry
My Account
Analog Devices Inc. AD8620BRZ
- Part No.:
- AD8620BRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD8620BRZ.pdf
- Description:
- IC OPAMP JFET 2 CIRCUIT 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:778
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD8620BRZ from Analog Devices is a dual-channel, JFET-input precision operational amplifier optimized for high-speed, low-noise, low-input-bias-current applications. It delivers 50 V/μs slew rate, 25 MHz gain bandwidth, 6 nV/√Hz voltage noise density at 1 kHz, ±13 V dual-supply operation, and 0.01% settling in ≤600 ns - enabling high-fidelity signal conditioning in photodiode amplifiers and precision instrumentation front-ends.
For engineers reviewing the AD8620BRZ datasheet, AD8620BRZ pinout, AD8620BRZ application, or AD8620BRZ equivalent, key selection criteria include its guaranteed 150 μV max offset voltage (B-grade), 10 pA max input bias current over −40°C to +125°C, unity-gain stability with >1 nF capacitive loads, and rail-to-rail output swing within 1.2 V of supplies - critical for high-resolution ADC driving and fast integrator circuits.
Technical Context
The AD8620BRZ employs Analog Devices' XFCB dielectrically isolated process with N-channel JFET inputs and thin-film resistor trimming, enabling ultralow offset drift (≤1.5 μV/°C) and stable bias current across temperature. Its architecture eliminates phase reversal under overvoltage conditions and supports direct drive of heavy capacitive loads without external compensation.
It operates from ±5 V to ±13 V, achieves 137 dB channel separation at 10 kHz, and maintains 90–110 dB CMRR over full common-mode range (−10 V to +10 V). Output stage delivers ±45 mA into 1 kΩ while swinging to ±11.75 V on ±13 V supplies - ensuring wide dynamic range in demanding analog signal paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 25 MHz - enables stable closed-loop operation up to 100 kHz at G = +100 without peaking. |
| Slew Rate | 50 V/μs (typ) at ±13 V - supports full-power bandwidth >1.6 MHz at 10 VPP output without distortion. |
| Input Offset Voltage | 150 μV max (B-grade, −40°C to +125°C) - ensures <0.005% error in 30 V full-scale precision measurement systems. |
| Input Bias Current | 10 pA max (−40°C to +125°C) - minimizes voltage error across high-impedance sensor sources (e.g., >100 MΩ photodiodes). |
| Voltage Noise Density | 6 nV/√Hz at 1 kHz - preserves SNR in low-level signal amplification where thermal noise dominates. |
| Channel Separation | 137 dB at 10 kHz - prevents crosstalk in dual-channel instrumentation requiring independent signal integrity. |
| Supply Current per Amplifier | 3.5 mA max (−40°C to +125°C) - enables low-power, high-density designs without thermal derating. |
Pinout & Package
AD8620BRZ is housed in an 8-lead narrow SOIC_N (SOIC-8) package with standard JEDEC MS-012AC footprint. Pin 1 is OUTA; pin 2 is –INA; pin 3 is +INA; pin 4 is V–; pin 5 is +INB; pin 6 is –INB; pin 7 is OUTB; pin 8 is V+.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUTA) | Amplifier A output | Drives external load or feedback network; capable of ±45 mA into 1 kΩ with <1.2 V headroom to rails. |
| 2 (–INA) | Inverting input A | Differential node for A channel; 8 pF differential input capacitance affects high-frequency stability with source impedance. |
| 3 (+INA) | Noninverting input A | High-impedance JFET node; 15 pF common-mode capacitance requires guarded layout to prevent leakage-induced offset. |
| 4 (V–) | Negative supply rail | Reference for internal biasing; must be decoupled with ≥0.1 μF ceramic capacitor near pin. |
| 5 (+INB) | Noninverting input B | Independent high-Z input for second channel; identical specs to +INA - enables matched dual-path signal processing. |
| 6 (–INB) | Inverting input B | Second differential input; 137 dB channel separation ensures minimal inter-channel coupling at audio and instrumentation frequencies. |
| 7 (OUTB) | Amplifier B output | Fully independent output stage; supports simultaneous sourcing/sinking with OUTA without shared thermal or supply interaction. |
| 8 (V+) | Positive supply rail | Power input for both amplifiers; PSRR >100 dB suppresses supply ripple from affecting output accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| No phase reversal | Operates safely when inputs exceed common-mode range (±13 V), eliminating risk of latch-up in servo or comparator circuits. |
| Capacitive load drive | Stable with >1 nF loads at unity gain - removes need for isolation resistors or external compensation in DAC buffer applications. |
| Low input bias current over temperature | ≤10 pA max from −40°C to +125°C - enables stable DC-coupled gain in high-impedance sensor interfaces without thermal drift penalty. |
| High output drive capability | ±45 mA output current with ±11.75 V swing on ±13 V supplies - drives 600 Ω loads directly for high-fidelity audio or test equipment outputs. |
| Ultra-low noise performance | 6 nV/√Hz voltage noise + 5 fA/√Hz current noise - optimizes SNR in photodiode transimpedance stages where both noise sources contribute. |
Applications
| Photodiode Amplification | ATE Signal Conditioning |
|---|---|
|
Use Scenario: Amplifying weak current signals from scientific-grade photodiodes in spectrometry or LIDAR receivers. IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) with ultra-low input bias current and low voltage noise to maximize signal-to-noise ratio. Use Value: 10 pA max input bias current prevents dark-current-induced offset errors; 6 nV/√Hz noise preserves resolution down to sub-picoamp photocurrent levels. |
Use Scenario: Precision gain/offset adjustment and buffering in automated test equipment analog stimulus/response channels. IC Role / Device Role / Timing Role: Dual-channel programmable gain amplifier (PGA) front-end with matched DC specs and fast settling for multi-site parallel testing. Use Value: 150 μV max offset and 600 ns to 0.01% settling enable <1 LSB error in 16-bit system accuracy; dual-channel matching reduces calibration overhead. |
| High-Performance Audio | Precision Instrumentation Filters |
|
Use Scenario: Line-level preamplifier and active filter stage in studio-grade audio analyzers and reference DAC output buffers. IC Role / Device Role / Timing Role: Low-distortion, high-slew-rate buffer and filter driver maintaining THD+N <0.0006% up to 20 kHz. Use Value: 50 V/μs slew rate and 25 MHz GBW support wideband audio fidelity; 137 dB channel separation prevents stereo crosstalk in dual-mono designs. |
Use Scenario: Active implementation of high-Q, low-drift bandpass and PLL loop filters in frequency synthesizers and metrology instruments. IC Role / Device Role / Timing Role: Precision integrator and gain stage in second-order active filters requiring low drift and low noise. Use Value: 1.5 μV/°C max offset drift ensures filter center frequency stability over temperature; low input capacitance avoids Q-factor degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision dual JFET op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA211AIDR | Bipolar input; 1.1 nV/√Hz noise (lower), but 2 nA max input bias current (100× higher than AD8620BRZ). | Better for low-noise, low-source-impedance applications (e.g., transformer-coupled audio); unsuitable for >1 MΩ sensors. | Select OPA211AIDR only when ultra-low voltage noise outweighs input bias current requirements. |
| ADA4625-2ACPZ-R7 | JFET input; 4.2 nV/√Hz noise, 20 pA max input bias current, 80 MHz GBW, but rated only to +105°C (vs. +125°C). | Higher bandwidth suits wideband active filters; reduced temp range limits use in extended industrial environments. | Choose ADA4625-2ACPZ-R7 for bandwidth-critical designs where 125°C operation is not required. |
Compared with OPA211AIDR and ADA4625-2ACPZ-R7, AD8620BRZ uniquely balances ultralow input bias current (≤10 pA), wide temperature rating (−40°C to +125°C), and robust capacitive load drive - making it optimal for high-impedance, high-reliability instrumentation where thermal stability and sensor interface integrity are non-negotiable.
Availability
AD8620BRZ is available at Aetrix Electronics and suitable for photodiode amplifiers, ATE signal chains, and high-performance audio systems requiring stable component supply, long-term obsolescence management, and traceable sourcing from authorized channels.
Supply support for AD8620BRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The AD8620BRZ belongs to Analog Devices' precision JFET op amp product line, engineered specifically for applications demanding ultralow input bias current, low noise, and wide temperature operation - including medical imaging, test & measurement, and scientific instrumentation.
FAQ
What is the maximum operating temperature range for the AD8620BRZ?
The AD8620BRZ is fully specified over the extended industrial temperature range of −40°C to +125°C. This rating is validated across all key parameters including input offset voltage (≤300 μV max), input bias current (≤10 pA max), and output drive capability - ensuring reliable operation in uncooled industrial enclosures, automotive under-hood environments, and high-density instrumentation racks where ambient temperatures exceed 85°C.
Does the AD8620BRZ require external compensation when driving capacitive loads?
No, the AD8620BRZ is unconditionally stable and does not require external compensation when driving capacitive loads up to 1 nF in unity-gain configurations. Its internal compensation allows safe operation with >10 nF loads at ±5 V supplies, as verified in Figure 45 of the Rev. F datasheet. This eliminates series isolation resistors or feedback capacitors in DAC output buffers and active filter designs - preserving signal integrity and simplifying PCB layout.
How does the AD8620BRZ compare to the AD8610 in pin compatibility and performance?
The AD8620BRZ is not pin-compatible with the AD8610: AD8610 is a single-channel 8-lead SOIC/MSOP device (pins: OUT, –IN, +IN, V–, NC, V+, OUT, NULL), while AD8620BRZ is a dual-channel 8-lead SOIC with dedicated pins for both amplifiers (OUTA, –INA, +INA, V–, +INB, –INB, OUTB, V+). Performance-wise, AD8620BRZ shares identical electrical specs (noise, GBW, slew rate) but has higher max offset voltage (150 μV vs. 100 μV for AD8610B) due to dual-channel matching constraints.
Can the AD8620BRZ be used with single-supply operation?
The AD8620BRZ is specified for dual-supply operation only (±5 V to ±13 V). It is not characterized for true single-supply use (e.g., 0 V and +10 V), as its input common-mode range extends only to within ~2.5 V of either rail and its output does not swing to the negative rail. For single-supply applications, consider rail-to-rail input/output amplifiers like the AD8605 or ADA4077-2 - the AD8620BRZ requires symmetric supplies to meet its published offset, noise, and distortion specifications.
What layout practices are recommended to preserve the AD8620BRZ's low-input-bias-current performance?
To maintain ≤10 pA input bias current, use guard rings around +IN and –IN traces connected to a low-impedance reference (e.g., VCM), avoid solder flux residues near input pins, clean PCBs with IPA after reflow, and route high-impedance nodes away from noisy supplies or digital traces. Input series resistance should be minimized - a 10 kΩ resistor adds only 25 μV offset but increases Johnson noise by 7.5 nV/√Hz - so keep source impedances below 1 MΩ unless bias current cancellation techniques are applied.
AD8620BRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 60V/µs
- Gain Bandwidth Product:
- 25 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 45 µV
- Current - Supply:
- 3mA (x2 Channels)
- Current - Output / Channel:
- 45 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 26 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AD8620BRZ FAQ
1.How can I place an order for AD8620BRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD8620BRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD8620BRZ reliable?
The price and inventory of AD8620BRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD8620BRZ is usually 5 days.
3.What payment methods are accepted for AD8620BRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD8620BRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD8620BRZ?
AD8620BRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD8620BRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD8620BRZ?
For technical support, including AD8620BRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD8620BRZ requirements.
6.How does Aetrix verify that AD8620BRZ is sourced from the original manufacturer or authorized distributors?
All AD8620BRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD8620BRZ meets industry standards.
7.What is the process for return or replacement of AD8620BRZ?
All AD8620BRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD8620BRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD8620BRZ part is unused and in its original packaging.
Return procedure for AD8620BRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD8620BRZ Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
