Analog Devices Inc. AD9020JZ
- Part No.:
- AD9020JZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 68-CLCC
- Datasheet:
-
AD9020JZ.pdf
- Description:
- IC ADC 10BIT 60MSPS 68-CLCC
- Quantity:
- Payment:

- Shipping:

Inventory:647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9020JZ from Analog Devices is a monolithic 10-bit, 60 MSPS flash analog-to-digital converter with TTL-compatible outputs, ±1.75 V bipolar analog input range, 45 pF input capacitance, and 56 dB SNR at 2.3 MHz - deployed in digital oscilloscopes for real-time waveform digitization.
For engineers reviewing the AD9020JZ datasheet, AD9020JZ pinout, AD9020JZ application, or AD9020JZ equivalent, this page delivers verified technical context, package-validated pin functions, dynamic performance limits across temperature grades, and substitution guidance grounded in MIL-STD-883-compliant variant comparisons.
Technical Context
The AD9020JZ implements a modified flash architecture using 512 comparators (not 1024), reducing input capacitance and improving integral linearity via quarter-point reference taps (1/4REF, 1/2REF, 3/4REF) on its internal resistor ladder. Its encoding logic supports four output data formats - binary, inverted binary, two's complement, and inverted two's complement - selected by MSB INVERT and LSBs INVERT control pins.
It features dedicated voltage sense lines (+VSENSE/–VSENSE) for precision reference forcing, aperture uncertainty of 5 ps rms, and guaranteed no missing codes over 0°C to 70°C. The overflow bit indicates analog input exceeding +VSENSE, independent of D0–D9 data validity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - defines quantization step size of ~3.4 mV over ±1.75 V full-scale range. |
| Max Conversion Rate | 60 MSPS - supports sampling of signals up to ~30 MHz Nyquist bandwidth without aliasing. |
| SNR @ 2.3 MHz | 49.5–56 dB - determines usable dynamic range (~8.2–9.3 ENOB) for low-distortion baseband capture. |
| Analog Input Bandwidth | 175 MHz - enables accurate digitization of fast-rising video or radar pulses without slew-induced distortion. |
| Input Capacitance | 45 pF - low value minimizes loading on preceding driver (e.g., AD9617), preserving signal integrity above 10 MHz. |
| DC Accuracy (INL) | ±1.25 LSB (typ) - ensures monotonicity and <0.12% full-scale error for calibration-critical imaging systems. |
| Power Dissipation | 2.8–3.3 W - requires thermal management in ceramic LCC or leaded CERDIP packages with θJC ≤ 2.6°C/W. |
Pinout & Package
AD9020JZ is supplied in a 68-lead ceramic leaded chip carrier (CLCC) package (Z-68 option), designed for low thermal impedance and high-reliability military/commercial operation from 0°C to 70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1/2REF (Pin 1) | Reference ladder midpoint | Drives internal 512-step resistor divider at 0 V; critical for optimizing integral linearity when externally biased. |
| +VS (Pins 3,6,15,18,25,30,33,34,37,40,45,52,55,65,68) | Positive supply rail | Nominally +5.0 V ±5%; powers comparator array and TTL output drivers; 15 pins reduce IR drop and noise coupling. |
| GROUND (Pins 4,5,13,17,27,31,32,36,38,39,43,53,66,67) | Common return path | All 14 ground pins must connect to low-impedance analog ground plane to minimize switching noise in ADC core. |
| ANALOG IN (Pins 8,9) | Differential analog input pair | Accepts ±1.75 V (at ±VSENSE); 7 kΩ input resistance and 45 pF capacitance define driving requirements for op-amp buffers. |
| ENCODE (Pin 14) | Convert trigger input | TTL-compatible rising-edge command; aperture delay = 1 ns; jitter sensitivity mandates low-phase-noise clock source. |
| D0–D9 (Pins 19–23,46–50) | Parallel digital output bus | 10-bit TTL outputs with 6–13 ns output delay; timing skew ≤5 ns ensures synchronous capture across all bits. |
| OVERFLOW (Pin 51) | Overrange indicator | Active-high TTL signal asserting when ANALOG IN > +VSENSE; not characterized for timing or accuracy in datasheet. |
| MSB INVERT (Pin 61) | Data format control | DC logic input selecting MSB polarity; enables offset binary or two's complement output coding per Table I. |
| LSBs INVERT (Pin 59) | Data format control | DC logic input selecting LSB polarity; used with MSB INVERT to configure four standard ADC output formats. |
Key Features
| Feature | Design Value |
|---|---|
| 512-comparator flash architecture | Halves typical input capacitance vs. 1024-comparator designs, improving linearity and reducing driver load. |
| Quarter-point reference taps (1/4REF, 1/2REF, 3/4REF) | Enable external trimming to correct ladder nonlinearity, boosting SNR by up to 3 dB in imaging applications. |
| Voltage sense lines (+VSENSE/–VSENSE) | Allow remote sensing of reference ladder endpoints, eliminating errors from trace resistance in high-precision systems. |
| Four programmable output coding formats | Supports seamless integration with DSPs, FPGAs, or legacy systems requiring binary, inverted binary, or two's complement. |
| MIL-STD-883-compliant variants available | Enables drop-in qualification for aerospace/defense programs where AD9020SZ/883 serves as radiation-hardened alternative. |
Applications
| Digital Oscilloscopes | Medical Imaging |
|---|---|
|
Use Scenario: Real-time acquisition of high-slew-rate waveforms up to 100 MHz bandwidth in benchtop and portable scopes. IC Role / Device Role / Timing Role: Primary digitizer capturing analog front-end output; aperture jitter ≤5 ps rms preserves time-domain fidelity. Use Value: 56 dB SNR at 2.3 MHz and 175 MHz analog bandwidth enable sub-nanosecond edge resolution in 1-GHz-class instruments. |
Use Scenario: Digitizing time-multiplexed CCD or CMOS sensor outputs in ultrasound and X-ray imaging systems. IC Role / Device Role / Timing Role: High-speed parallel ADC synchronizing with pixel clock; transient response ≤10 ns captures rapid intensity transitions. Use Value: Guaranteed no missing codes and ±1.25 LSB INL ensure accurate grayscale representation across 1024 intensity levels. |
| Professional Video | Radar Warning Systems |
|
Use Scenario: Converting composite or RGB video signals in broadcast-grade frame stores and effects processors. IC Role / Device Role / Timing Role: Baseband ADC interfacing with video decoders; TTL outputs drive FPGA-based pixel pipelines directly. Use Value: 60 MSPS rate supports 1080i/60 digitization; differential phase/gain specs (0.5°/1%) preserve color fidelity in studio workflows. |
Use Scenario: Sampling IF outputs from superheterodyne receivers in airborne radar warning receivers (RWR). IC Role / Device Role / Timing Role: Wideband digitizer capturing pulsed RF signatures; two-tone IMD rejection ≥70 dBc suppresses false alarms. Use Value: 70 dBc intermodulation performance at 25°C enables detection of weak threat signals amid strong jammers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9020KE | Ceramic LCC (E-68A) package instead of leaded Z-68; identical electrical specs and 0°C to 70°C rating. | Better thermal performance (θJC = 2.6°C/W vs. 1°C/W) but requires rework for socket compatibility in legacy test fixtures. | Select AD9020KE for new PCB designs prioritizing thermal efficiency and surface-mount assembly. |
| AD9020KZ | Same Z-68 leaded ceramic package as AD9020JZ but rated for extended –55°C to +125°C operation (military grade). | Validated for harsh-environment radar and avionics; DC accuracy degrades to ±3.0 LSB INL at temperature extremes. | Choose AD9020KZ when operating outside 0°C–70°C range; verify power derating and layout cooling for full-spec performance. |
Compared with AD9020JZ, AD9020KE offers superior thermal resistance in a surface-mount package ideal for compact embedded systems, while AD9020KZ extends operational range to –55°C/+125°C at the cost of relaxed DC linearity - making each suitable for distinct environmental and mechanical constraints.
Availability
AD9020JZ is available at Aetrix Electronics and suitable for digital oscilloscopes, medical imaging subsystems, and professional video equipment requiring stable component supply across commercial temperature ranges.
Supply support for AD9020JZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD9020JZ belongs to Analog Devices' high-speed data converter product line, engineered specifically for demanding instrumentation, defense, and broadcast applications requiring >50 dB SNR and >50 MSPS throughput.
FAQ
What is the maximum analog input frequency supported by the AD9020JZ without violating Nyquist criteria?
The AD9020JZ supports a maximum conversion rate of 60 MSPS, establishing a theoretical Nyquist limit of 30 MHz. Its specified analog bandwidth of 175 MHz ensures minimal amplitude roll-off and phase distortion well beyond that limit, enabling faithful digitization of fast transients and wideband IF signals up to 30 MHz. Performance graphs confirm ENOB remains ≥7.2 bits at 15.3 MHz input, validating usability across the full Nyquist band. The AD9020JZ maintains this capability across its 0°C to 70°C operating range.
How does the AD9020JZ handle analog input overrange conditions?
The AD9020JZ provides an OVERFLOW output (Pin 51) that asserts high when the ANALOG IN signal exceeds +VSENSE (typically +1.75 V). This signal operates independently of the D0–D9 data bus and is TTL-compatible. However, its transition accuracy and timing are not production-tested or guaranteed in the datasheet - it is intended only as a qualitative overrange flag. For precise clipping detection, users must rely on post-processing of the 10-bit output code rather than the overflow bit alone. The AD9020JZ continues normal conversion during overrange events.
Can the AD9020JZ be used with single-supply systems?
No, the AD9020JZ requires dual supplies: +VS nominally at +5.0 V and –VS nominally at –5.0 V. Its analog input range is bipolar (±1.75 V), and internal circuitry - including the reference ladder and comparator array - depends on symmetric rails. Attempting single-supply operation violates Absolute Maximum Ratings and will cause functional failure or permanent damage. The AD9020JZ datasheet explicitly specifies ±5 V supplies and lists –6 V to +6 V as absolute limits for both rails.
What is the purpose of the MSB INVERT and LSBs INVERT pins on the AD9020JZ?
The MSB INVERT (Pin 61) and LSBs INVERT (Pin 59) pins on the AD9020JZ are DC control inputs that configure the output data coding format among four standards: offset binary, inverted binary, two's complement, and inverted two's complement. Grounding or tying them to +VS selects polarity for the most significant bit and lower-order bits respectively, per Table I in the datasheet. This eliminates need for external logic translation when interfacing with FPGAs or DSPs expecting specific numeric representations. The AD9020JZ output remains valid regardless of these settings.
Is the AD9020JZ pin-compatible with other members of the AD9020 family?
Yes, all AD9020 variants - including AD9020JZ, AD9020JE, AD9020KZ, and AD9020KE - share identical 68-pin assignments and electrical pin functions. The JZ and KE differ only in package type (leaded CLCC vs. leadless LCC), while JZ and KZ differ only in temperature grade (0°C–70°C vs. –55°C–+125°C). Mechanical footprint and soldering requirements vary, but schematic symbol, netlist, and PCB layout for the AD9020JZ can be reused across the family with appropriate land pattern adjustments for package type.
AD9020JZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- AD9020
- Package/Case:
- 68-CLCC
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 60M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- 0:1
- Number of A/D Converters:
- 1
- Architecture:
- Flash
- Reference Type:
- External
- Voltage - Supply, Analog:
- ±4.75V ~ ±5.25V
- Voltage - Supply, Digital:
- ±4.75V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -
- Supplier Device Package:
- 68-CLCC (24.13x24.13)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9020JZ FAQ
1.How can I place an order for AD9020JZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9020JZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9020JZ reliable?
The price and inventory of AD9020JZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9020JZ is usually 5 days.
3.What payment methods are accepted for AD9020JZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9020JZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9020JZ?
AD9020JZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9020JZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9020JZ?
For technical support, including AD9020JZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9020JZ requirements.
6.How does Aetrix verify that AD9020JZ is sourced from the original manufacturer or authorized distributors?
All AD9020JZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9020JZ meets industry standards.
7.What is the process for return or replacement of AD9020JZ?
All AD9020JZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9020JZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9020JZ part is unused and in its original packaging.
Return procedure for AD9020JZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9020JZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

